Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Removed Cache_Enabled

Browse Source
This commit is contained in:
David Harris 2022-08-25 18:13:34 -07:00
parent 5bfaf31df0
commit f39e62eeea
2 changed files with 4 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
pipelined/src/lsu/busfsm.sv
View File

@ -31,7 +31,7 @@
`include "wally-config.vh" `include "wally-config.vh"
module busfsm #(parameter integer LOGWPL, parameter logic CACHE_ENABLED ) module busfsm #(parameter integer LOGWPL)
(input logic clk, (input logic clk,
input logic reset, input logic reset,
@ -74,7 +74,7 @@ module busfsm #(parameter integer LOGWPL, parameter logic CACHE_ENABLED )
assign WordCountFlag = 1; // Detect when we are waiting on the final access. assign WordCountFlag = 1; // Detect when we are waiting on the final access.
assign UnCachedAccess = ~CACHE_ENABLED | ~Cacheable; assign UnCachedAccess = 1;
always_ff @(posedge clk) always_ff @(posedge clk)
if (reset) BusCurrState <= #1 STATE_BUS_READY; if (reset) BusCurrState <= #1 STATE_BUS_READY;
@ -126,10 +126,5 @@ module busfsm #(parameter integer LOGWPL, parameter logic CACHE_ENABLED )
assign CacheBusAck = 0; assign CacheBusAck = 0;
assign BusCommitted = BusCurrState != STATE_BUS_READY; assign BusCommitted = BusCurrState != STATE_BUS_READY;
assign SelUncachedAdr = (BusCurrState == STATE_BUS_READY & (|RW & UnCachedAccess)) | assign SelUncachedAdr = 1;
(BusCurrState == STATE_BUS_UNCACHED_READ |
BusCurrState == STATE_BUS_UNCACHED_READ_DONE |
BusCurrState == STATE_BUS_UNCACHED_WRITE |
BusCurrState == STATE_BUS_UNCACHED_WRITE_DONE) |
~CACHE_ENABLED; // if no Cache always select uncachedadr.
endmodule endmodule

2
pipelined/src/lsu/lsu.sv
View File

@ -256,7 +256,7 @@ module lsu (
flopen #(`XLEN) fb(.clk, .en(BufferCaptureEn), .d(HRDATA), .q(ReadDataWordMuxM)); flopen #(`XLEN) fb(.clk, .en(BufferCaptureEn), .d(HRDATA), .q(ReadDataWordMuxM));
assign LSUHWDATA = LSUWriteDataM[`XLEN-1:0]; assign LSUHWDATA = LSUWriteDataM[`XLEN-1:0];
busfsm #(LOGBWPL, `DCACHE) busfsm( busfsm #(LOGBWPL) busfsm(
.clk, .reset, .IgnoreRequest, .RW(LSURWM), .clk, .reset, .IgnoreRequest, .RW(LSURWM),
.BusAck(LSUBusAck), .BusInit(LSUBusInit), .CPUBusy, .Cacheable(1'b0), .BusStall, .BusWrite(LSUBusWrite), .BusAck(LSUBusAck), .BusInit(LSUBusInit), .CPUBusy, .Cacheable(1'b0), .BusStall, .BusWrite(LSUBusWrite),
.SelBusWord, .BusRead(LSUBusRead), .BufferCaptureEn, .SelBusWord, .BusRead(LSUBusRead), .BufferCaptureEn,