Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fixed .gitignore

Browse Source
This commit is contained in:
David Harris 2021-12-29 18:58:36 +00:00
parent b6dd0b110c
commit ea42025901
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
.gitignore vendored
View File

@ -8,6 +8,7 @@ __pycache__/
#External repos #External repos
addins addins
addins/riscv-arch-test/Makefile.include
#vsim work files to ignore #vsim work files to ignore
transcript transcript
@ -43,3 +44,7 @@ fpga/generator/WallyFPGA*
fpga/generator/reports/ fpga/generator/reports/
fpga/generator/*.log fpga/generator/*.log
fpga/generator/*.jou fpga/generator/*.jou
*.objdump*
*.signature.output
examples/asm/sumtest/sumtest