mirror of
				https://github.com/openhwgroup/cvw
				synced 2025-02-11 06:05:49 +00:00 
			
		
		
		
	Patching up testbench; fixed false passing, but rv32ic and rv32e tests now fail
This commit is contained in:
		
							parent
							
								
									096242a6d8
								
							
						
					
					
						commit
						e9a519a228
					
				| @ -256,7 +256,7 @@ logic [3:0] dummy; | ||||
|           if (signature[i] !== sig & | ||||
|           //if (signature[i] !== dut.core.lsu.dtim.ram.RAM[testadr+i] &
 | ||||
| 	      (signature[i] !== DCacheFlushFSM.ShadowRAM[testadr+i])) begin  // ***i+1?
 | ||||
|             if ((signature[i] !== '0 & signature[i+4] != 'x)) begin | ||||
|             if ((signature[i] !== '0 | signature[i+4] !== 'x)) begin | ||||
| //            if (signature[i+4] !== 'bx | (signature[i] !== 32'hFFFFFFFF & signature[i] !== 32'h00000000)) begin
 | ||||
|               // report errors unless they are garbage at the end of the sim
 | ||||
|               // kind of hacky test for garbage right now
 | ||||
|  | ||||
		Loading…
	
		Reference in New Issue
	
	Block a user