Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main

This commit is contained in:
Domenico Ottolia 2021-05-03 17:56:05 -04:00
commit e59f8037be
2 changed files with 8 additions and 1 deletions

View File

@ -1,9 +1,11 @@
#!/bin/bash
# check for warnings in Verilog code
# The verilator lint tool is faster and better than Modelsim so it is best to run this first.
basepath=$(dirname $0)
for config in rv64ic rv32ic; do
echo "$config linting..."
if !(verilator --lint-only "$@" --top-module wallypipelinedsoc "-Iconfig/$config" src/*/*.sv); then
if !(verilator --lint-only "$@" --top-module wallypipelinedsoc "-I$basepath/config/$config" $basepath/src/*/*.sv); then
echo "Exiting after $config lint due to errors or warnings"
exit 1
fi

View File

@ -36,6 +36,11 @@ configs = [
cmd="vsim > {} -c <<!\ndo wally-pipelined-batch.do ../config/rv64ic rv64ic\n!",
grepstr="All tests ran without failures"
),
Config(
name="lints",
cmd="../lint-wally > {}",
grepstr="All lints run with no errors or warnings"
),
]
import multiprocessing, os