mirror of
				https://github.com/openhwgroup/cvw
				synced 2025-02-11 06:05:49 +00:00 
			
		
		
		
	Fixed early termination on fdivsqrt
This commit is contained in:
		
							parent
							
								
									0505f1fd37
								
							
						
					
					
						commit
						e061bacc9d
					
				@ -116,9 +116,9 @@ module fdivsqrtfsm(
 | 
				
			|||||||
          if (SpecialCaseE) state <= #1 DONE;
 | 
					          if (SpecialCaseE) state <= #1 DONE;
 | 
				
			||||||
          else             state <= #1 BUSY;
 | 
					          else             state <= #1 BUSY;
 | 
				
			||||||
      end else if (state == BUSY) begin 
 | 
					      end else if (state == BUSY) begin 
 | 
				
			||||||
          if (step == 1)  state <= #1 DONE;
 | 
					          if (step == 1 | WZeroM)  state <= #1 DONE; // finished steps or terminate early on zero residual
 | 
				
			||||||
          step <= step - 1;
 | 
					          step <= step - 1;
 | 
				
			||||||
      end else if ((state == DONE) | (WZeroM & (state == BUSY))) begin
 | 
					      end else if (state == DONE) begin
 | 
				
			||||||
        if (StallM) state <= #1 DONE;
 | 
					        if (StallM) state <= #1 DONE;
 | 
				
			||||||
        else        state <= #1 IDLE;
 | 
					        else        state <= #1 IDLE;
 | 
				
			||||||
      end 
 | 
					      end 
 | 
				
			||||||
 | 
				
			|||||||
		Loading…
	
		Reference in New Issue
	
	Block a user