Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-02 17:55:19 +00:00
Code Issues Packages Projects Releases Wiki Activity

Modified coremark_sweep.py to tabulate both 32 and 64-bit configurations.

Browse Source 
Modified the script to tabulate 64-bit RISC-V configurations as well.
This commit is contained in:
Shreesh Kulkarni 2024-04-08 22:56:32 +05:30 committed by GitHub
parent 3e9ef8bd92
commit dd3d36d1a7
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 14 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

29
benchmarks/coremark/coremark_sweep.py
View File

@ -33,26 +33,21 @@ import os
import re import re
import csv import csv
# list of architectures to run. # list of architectures to run.
arch32_list = [ arch_list = [
"rv32gc_zba_zbb_zbc", "rv32gc_zba_zbb_zbc",
"rv32im_zicsr_zba_zbb_zbc", "rv32im_zicsr_zba_zbb_zbc",
"rv32gc", "rv32gc",
"rv32imc_zicsr", "rv32imc_zicsr",
"rv32im_zicsr", "rv32im_zicsr",
"rv32i_zicsr" "rv32i_zicsr",
"rv64gc_zba_zbb_zbc",
"rv64im_zicsr_zba_zbb_zbc",
"rv64gc",
"rv64imc_zicsr",
"rv64im_zicsr",
"rv64i_zicsr"
] ]
#uncomment this array for 64bit configurations str="32"
#arch64_list = [
# "rv64gc_zba_zbb_zbc",
# "rv64im_zicsr_zba_zbb_zbc",
# "rv64gc",
# "rv64imc_zicsr",
# "rv64im_zicsr",
# "rv64i_zicsr"
#]
xlen_value = '32'
#xlen_value = '64' #uncomment this for 64 bit.
# Define regular expressions to match the desired fields # Define regular expressions to match the desired fields
mt_regex = r"Elapsed MTIME: (\d+).*?Elapsed MINSTRET: (\d+).*?COREMARK/MHz Score: [\d,]+ / [\d,]+ = (\d+\.\d+).*?CPI: \d+ / \d+ = (\d+\.\d+).*?Load Stalls (\d+).*?Store Stalls (\d+).*?D-Cache Accesses (\d+).*?D-Cache Misses (\d+).*?I-Cache Accesses (\d+).*?I-Cache Misses (\d+).*?Branches (\d+).*?Branches Miss Predictions (\d+).*?BTB Misses (\d+).*?Jump and JR (\d+).*?RAS Wrong (\d+).*?Returns (\d+).*?BP Class Wrong (\d+)" mt_regex = r"Elapsed MTIME: (\d+).*?Elapsed MINSTRET: (\d+).*?COREMARK/MHz Score: [\d,]+ / [\d,]+ = (\d+\.\d+).*?CPI: \d+ / \d+ = (\d+\.\d+).*?Load Stalls (\d+).*?Store Stalls (\d+).*?D-Cache Accesses (\d+).*?D-Cache Misses (\d+).*?I-Cache Accesses (\d+).*?I-Cache Misses (\d+).*?Branches (\d+).*?Branches Miss Predictions (\d+).*?BTB Misses (\d+).*?Jump and JR (\d+).*?RAS Wrong (\d+).*?Returns (\d+).*?BP Class Wrong (\d+)"
#cpi_regex = r"CPI: \d+ / \d+ = (\d+\.\d+)" #cpi_regex = r"CPI: \d+ / \d+ = (\d+\.\d+)"
@ -67,7 +62,11 @@ with open('coremark_results.csv', mode='w', newline='') as csvfile:
writer.writeheader() writer.writeheader()
# Loop through each architecture and run the make commands # Loop through each architecture and run the make commands
for arch in arch32_list: for arch in arch_list:
if(str in arch):
xlen_value='32'
else:
xlen_value='64'
os.system("make clean") os.system("make clean")
make_all = f"make all XLEN={xlen_value} ARCH={arch}" make_all = f"make all XLEN={xlen_value} ARCH={arch}"
os.system(make_all) os.system(make_all)