mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
ignore .sv files in synthDC/hdl
This commit is contained in:
parent
e80139cc91
commit
dd26e9e87e
3
.gitignore
vendored
3
.gitignore
vendored
@ -52,5 +52,4 @@ examples/asm/sumtest/sumtest
|
||||
examples/asm/example/example
|
||||
examples/C/sum/sum
|
||||
examples/C/fir/fir
|
||||
|
||||
|
||||
synthDC/hdl/*.sv
|
||||
|
Loading…
Reference in New Issue
Block a user