Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

The ethernet frame is mostly formatted correctly. Just need to reverse the byte order in the Ethernet length/type field.

Browse Source
This commit is contained in:
Rose Thompson 2024-06-03 18:10:25 -05:00
parent a830bd57f0
commit dc904cdbbb
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/rvvi/packetizer.sv
View File

@ -54,7 +54,6 @@ module packetizer import cvw::*; #(parameter cvw_t P,
logic [47:0] SrcMac, DstMac; logic [47:0] SrcMac, DstMac;
logic [15:0] EthType; logic [15:0] EthType;
logic [31:0] Tag; logic [31:0] Tag;
logic [15:0] Length;
logic [TotalFrameLengthBits-1:0] TotalFrame; logic [TotalFrameLengthBits-1:0] TotalFrame;
logic [31:0] TotalFrameWords [TotalFrameLengthBytes/4-1:0]; logic [31:0] TotalFrameWords [TotalFrameLengthBytes/4-1:0];
@ -100,8 +99,7 @@ module packetizer import cvw::*; #(parameter cvw_t P,
assign TotalFrameWords[index] = TotalFrame[(index*32)+32-1 : (index*32)]; assign TotalFrameWords[index] = TotalFrame[(index*32)+32-1 : (index*32)];
end end
assign Length = {BytesInFrame[7:0], 4'b0, BytesInFrame[11:8]}; assign TotalFrame = {16'b0, rvviDelay, 4'b0, BytesInFrame, DstMac, SrcMac};
assign TotalFrame = {16'b0, rvviDelay, Length, DstMac, SrcMac};
// *** fix me later // *** fix me later
assign DstMac = 48'h8F54_0000_1654; // made something up assign DstMac = 48'h8F54_0000_1654; // made something up