mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
This commit is contained in:
commit
da92cdccd0
@ -65,15 +65,15 @@ module hazard(
|
|||||||
assign StallFCause = CSRWriteFencePendingDEM & ~(TrapM | RetM | BPPredWrongE);
|
assign StallFCause = CSRWriteFencePendingDEM & ~(TrapM | RetM | BPPredWrongE);
|
||||||
// stall in decode if instruction is a load/mul/csr dependent on previous
|
// stall in decode if instruction is a load/mul/csr dependent on previous
|
||||||
assign StallDCause = (LoadStallD | StoreStallD | MDUStallD | CSRRdStallD | FPUStallD | FStallD) & ~(TrapM | RetM | BPPredWrongE);
|
assign StallDCause = (LoadStallD | StoreStallD | MDUStallD | CSRRdStallD | FPUStallD | FStallD) & ~(TrapM | RetM | BPPredWrongE);
|
||||||
// assign StallECause = (DivBusyE | FDivBusyE) & ~(TrapM); // *** can we move to decode stage (KP?)
|
|
||||||
assign StallECause = (DivBusyE) & ~(TrapM); // *** can we move to decode stage (KP?)
|
assign StallECause = (DivBusyE) & ~(TrapM); // *** can we move to decode stage (KP?)
|
||||||
// WFI terminates if any enabled interrupt is pending, even if global interrupts are disabled. It could also terminate with TW trap
|
// WFI terminates if any enabled interrupt is pending, even if global interrupts are disabled. It could also terminate with TW trap
|
||||||
// assign StallMCause = (wfiM & (~TrapM & ~IntPendingM)); // | FDivBusyE;
|
assign StallMCause = ((wfiM) & (~TrapM & ~IntPendingM));
|
||||||
assign StallMCause = ((wfiM) & (~TrapM & ~IntPendingM)); //*** Ross: should FDivBusyE trigger StallECause rather than StallMCause similar to DivBusyE?
|
|
||||||
// *** ross: my changes to cache and lsu need to disable ifu/lsu stalls on a Trap.
|
|
||||||
assign StallWCause = ((IFUStallF | LSUStallM) & ~TrapM) | (FDivBusyE & ~TrapM & ~IntPendingM);
|
assign StallWCause = ((IFUStallF | LSUStallM) & ~TrapM) | (FDivBusyE & ~TrapM & ~IntPendingM);
|
||||||
// head version
|
// head version
|
||||||
// assign StallWCause = LSUStallM | IFUStallF | (FDivBusyE & ~TrapM & ~IntPendingM); // *** FDivBusyE should look like DivBusyE
|
// assign StallWCause = LSUStallM | IFUStallF | (FDivBusyE & ~TrapM & ~IntPendingM); // *** FDivBusyE should look like DivBusyE
|
||||||
|
// assign StallMCause = (wfiM & (~TrapM & ~IntPendingM)); // | FDivBusyE;
|
||||||
|
// assign StallECause = (DivBusyE | FDivBusyE) & ~(TrapM); // *** can we move to decode stage (KP?)
|
||||||
|
// *** ross: my changes to cache and lsu need to disable ifu/lsu stalls on a Trap.
|
||||||
|
|
||||||
|
|
||||||
assign #1 StallF = StallFCause | StallD;
|
assign #1 StallF = StallFCause | StallD;
|
||||||
|
@ -50,7 +50,7 @@ module intdivrestoring (
|
|||||||
|
|
||||||
logic [`XLEN-1:0] W[`DIV_BITSPERCYCLE:0];
|
logic [`XLEN-1:0] W[`DIV_BITSPERCYCLE:0];
|
||||||
logic [`XLEN-1:0] XQ[`DIV_BITSPERCYCLE:0];
|
logic [`XLEN-1:0] XQ[`DIV_BITSPERCYCLE:0];
|
||||||
logic [`XLEN-1:0] DinE, XinE, DnE, DAbsBE, DAbsBM, XnE, XInitE, WnM, XQnM;
|
logic [`XLEN-1:0] DinE, XinE, DnE, DAbsBE, DAbsB, XnE, XInitE, WnM, XQnM;
|
||||||
localparam STEPBITS = $clog2(`XLEN/`DIV_BITSPERCYCLE);
|
localparam STEPBITS = $clog2(`XLEN/`DIV_BITSPERCYCLE);
|
||||||
logic [STEPBITS:0] step;
|
logic [STEPBITS:0] step;
|
||||||
logic Div0E, Div0M;
|
logic Div0E, Div0M;
|
||||||
@ -86,7 +86,6 @@ module intdivrestoring (
|
|||||||
neg #(`XLEN) negx(XinE, XnE);
|
neg #(`XLEN) negx(XinE, XnE);
|
||||||
mux3 #(`XLEN) xabsmux(XinE, XnE, ForwardedSrcAE, {Div0E, SignXE}, XInitE); // take absolute value for signed operations, or keep original value for divide by 0
|
mux3 #(`XLEN) xabsmux(XinE, XnE, ForwardedSrcAE, {Div0E, SignXE}, XInitE); // take absolute value for signed operations, or keep original value for divide by 0
|
||||||
|
|
||||||
|
|
||||||
//////////////////////////////
|
//////////////////////////////
|
||||||
// Division Iterations (effectively stalled execute stage, no suffix)
|
// Division Iterations (effectively stalled execute stage, no suffix)
|
||||||
//////////////////////////////
|
//////////////////////////////
|
||||||
@ -98,17 +97,17 @@ module intdivrestoring (
|
|||||||
// registers before division steps
|
// registers before division steps
|
||||||
flopen #(`XLEN) wreg(clk, DivBusyE, WNext, W[0]);
|
flopen #(`XLEN) wreg(clk, DivBusyE, WNext, W[0]);
|
||||||
flopen #(`XLEN) xreg(clk, DivBusyE, XQNext, XQ[0]);
|
flopen #(`XLEN) xreg(clk, DivBusyE, XQNext, XQ[0]);
|
||||||
|
flopen #(`XLEN) dabsreg(clk, DivStartE, DAbsBE, DAbsB);
|
||||||
|
|
||||||
// one copy of divstep for each bit produced per cycle
|
// one copy of divstep for each bit produced per cycle
|
||||||
genvar i;
|
genvar i;
|
||||||
for (i=0; i<`DIV_BITSPERCYCLE; i = i+1)
|
for (i=0; i<`DIV_BITSPERCYCLE; i = i+1)
|
||||||
intdivrestoringstep divstep(W[i], XQ[i], DAbsBM, W[i+1], XQ[i+1]);
|
intdivrestoringstep divstep(W[i], XQ[i], DAbsB, W[i+1], XQ[i+1]);
|
||||||
|
|
||||||
//////////////////////////////
|
//////////////////////////////
|
||||||
// Memory Stage: output sign correction and special cases
|
// Memory Stage: output sign correction and special cases
|
||||||
//////////////////////////////
|
//////////////////////////////
|
||||||
|
|
||||||
flopen #(`XLEN) dabsreg(clk, DivStartE, DAbsBE, DAbsBM);
|
|
||||||
flopen #(3) Div0eMReg(clk, DivStartE, {Div0E, NegQE, SignXE}, {Div0M, NegQM, NegWM});
|
flopen #(3) Div0eMReg(clk, DivStartE, {Div0E, NegQE, SignXE}, {Div0M, NegQM, NegWM});
|
||||||
|
|
||||||
// On final setp of signed operations, negate outputs as needed to get correct sign
|
// On final setp of signed operations, negate outputs as needed to get correct sign
|
||||||
|
Loading…
Reference in New Issue
Block a user