mirror of
				https://github.com/openhwgroup/cvw
				synced 2025-02-11 06:05:49 +00:00 
			
		
		
		
	Swap in branch predictor simulator handling compressed instruction offsets
This commit is contained in:
		
							parent
							
								
									93a0db1fca
								
							
						
					
					
						commit
						d8186b9f58
					
				
							
								
								
									
										3
									
								
								.gitmodules
									
									
									
									
										vendored
									
									
								
							
							
						
						
									
										3
									
								
								.gitmodules
									
									
									
									
										vendored
									
									
								
							| @ -26,3 +26,6 @@ | ||||
| [submodule "addins/riscv-arch-test"] | ||||
| 	path = addins/riscv-arch-test | ||||
| 	url = https://github.com/riscv-non-isa/riscv-arch-test | ||||
| [submodule "addins/branch-predictor-simulator"] | ||||
| 	path = addins/branch-predictor-simulator | ||||
| 	url = https://github.com/ross144/branch-predictor-simulator | ||||
|  | ||||
							
								
								
									
										1
									
								
								addins/branch-predictor-simulator
									
									
									
									
									
										Submodule
									
								
							
							
								
								
								
								
								
								
							
						
						
									
										1
									
								
								addins/branch-predictor-simulator
									
									
									
									
									
										Submodule
									
								
							| @ -0,0 +1 @@ | ||||
| Subproject commit 3e424e902f2088d0c9f482f3900ab780affb6350 | ||||
		Loading…
	
		Reference in New Issue
	
	Block a user