Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

reduced mux3 to mux2 for input signal to clmul

Browse Source
This commit is contained in:
Kevin Kim 2023-04-03 22:53:46 -07:00
parent 03bf8f373f
commit ce8a401a84
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/ieu/bmu/zbc.sv
View File

@ -41,7 +41,7 @@ module zbc #(parameter WIDTH=32) (
bitreverse #(WIDTH) brB(B, RevB);
mux3 #(WIDTH) xmux({RevA[WIDTH-2:0], {1'b0}}, RevA, A, ~Funct3[1:0], X);
mux3 #(WIDTH) ymux({{1'b0}, RevB[WIDTH-2:0]}, RevB, B, ~Funct3[1:0], Y);
mux2 #(WIDTH) ymux(RevB, B, ~Funct3[1], Y);
clmul #(WIDTH) clm(.X, .Y, .ClmulResult);