Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

minor comments

Browse Source
This commit is contained in:
James Stine 2024-06-09 18:53:51 -05:00
parent 5ba6e4da0f
commit cb37beaccd
2 changed files with 9 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/debug/dm.sv
View File

@ -72,7 +72,7 @@ module dm import cvw::*; #(parameter cvw_t P) (
// JTAG ID for Wally: // JTAG ID for Wally:
// [31:27] = 1 (4 bits) // [31:27] = 1 (4 bits)
// ver [27:12] = 0x2A (42) // ver [27:12] = 0x2A (42)
// JEDEC number [11:1] = 0x002 (Open HW Group) // JEDEC number [11:1] = 000_0000_0010 (Open HW Group)
// [0] set to 1 // [0] set to 1
localparam JTAG_DEVICE_ID = 32'h1002_A005; localparam JTAG_DEVICE_ID = 32'h1002_A005;
@ -162,10 +162,10 @@ module dm import cvw::*; #(parameter cvw_t P) (
logic [2:0] CmdErr; logic [2:0] CmdErr;
const logic [3:0] DataCount = (P.LLEN/32); const logic [3:0] DataCount = (P.LLEN/32);
// Pack registers // See spec 3.14.2
assign DMControl = {2'b0, 1'b0, 2'b0, 1'b0, 10'b0, assign DMControl = {2'b0, 1'b0, 2'b0, 1'b0, 10'b0, 10'b0, 4'b0, NdmReset, DmActive};
10'b0, 4'b0, NdmReset, DmActive};
// See spec 3.14.1
assign DMStatus = {7'b0, 1'b0, StickyUnavail, ImpEBreak, 2'b0, assign DMStatus = {7'b0, 1'b0, StickyUnavail, ImpEBreak, 2'b0,
AllHaveReset, AnyHaveReset, AllResumeAck, AnyResumeAck, AllNonExistent, AllHaveReset, AnyHaveReset, AllResumeAck, AnyResumeAck, AllNonExistent,
AnyNonExistent, AllUnavail, AnyUnavail, AllRunning, AnyRunning, AllHalted, AnyNonExistent, AllUnavail, AnyUnavail, AllRunning, AnyRunning, AllHalted,