fix typo in csrd

This commit is contained in:
Matthew 2024-06-16 11:44:05 -05:00
parent d6256d1647
commit c853eeec9c

View File

@ -82,6 +82,7 @@ module csrd import cvw::*; #(parameter cvw_t P) (
end else if (EnterDebugMode) begin
Prv <= PrivilegeModeW;
Cause <= DebugCause;
end
end
flopenr #(4) DCSRreg (clk, reset, WriteDCSRM,