mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-01 01:14:31 +00:00
sltD logic optimize
This commit is contained in:
parent
3891596962
commit
c836eea17c
@ -216,7 +216,7 @@ module controller(
|
||||
//NOTE: Move the B conditional logic into bctrl
|
||||
if (`ZBA_SUPPORTED) begin
|
||||
// ALU Decoding is more comprehensive when ZBA is supported. Only conflict with Funct3 is with slt instructionsb
|
||||
assign sltD = (Funct3D == 3'b010 & (~BSelectD[3]));
|
||||
assign sltD = (Funct3D == 3'b010 & ~(Funct7D[4]));
|
||||
end else begin
|
||||
assign sltD = (Funct3D == 3'b010);
|
||||
end
|
||||
|
Loading…
Reference in New Issue
Block a user