Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-01 01:14:31 +00:00
Code Issues Packages Projects Releases Wiki Activity

sltD logic optimize

Browse Source
This commit is contained in:
Kevin Kim 2023-03-03 12:35:40 -08:00
parent 3891596962
commit c836eea17c
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/ieu/controller.sv
View File

@ -216,7 +216,7 @@ module controller(
//NOTE: Move the B conditional logic into bctrl //NOTE: Move the B conditional logic into bctrl
if (`ZBA_SUPPORTED) begin if (`ZBA_SUPPORTED) begin
// ALU Decoding is more comprehensive when ZBA is supported. Only conflict with Funct3 is with slt instructionsb // ALU Decoding is more comprehensive when ZBA is supported. Only conflict with Funct3 is with slt instructionsb
assign sltD = (Funct3D == 3'b010 & (~BSelectD[3])); assign sltD = (Funct3D == 3'b010 & ~(Funct7D[4]));
end else begin end else begin
assign sltD = (Funct3D == 3'b010); assign sltD = (Funct3D == 3'b010);
end end