Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fixed typo in ram2p1r1wbe_1024x69 and renamed for consistency

Browse Source
This commit is contained in:
David Harris 2023-01-28 18:07:33 -08:00
parent e27ab1a052
commit c73fe4041e
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
pipelined/src/generic/mem/ram2p1rwbe_1024x69.sv → pipelined/src/generic/mem/ram2p1r1wbe_1024x69.sv
View File

@ -24,7 +24,7 @@
// and limitations under the License. // and limitations under the License.
//////////////////////////////////////////////////////////////////////////////////////////////// ////////////////////////////////////////////////////////////////////////////////////////////////
module ram2p1rwbe_1024x69( module ram2p1r1wbe_1024x69(
input logic CLKA, input logic CLKA,
input logic CLKB, input logic CLKB,
input logic CEBA, input logic CEBA,
@ -38,7 +38,7 @@ module ram2p1rwbe_1024x69(
input logic [68:0] BWEBA, input logic [68:0] BWEBA,
input logic [68:0] BWEBB, input logic [68:0] BWEBB,
output logic [68:0] QA, output logic [68:0] QA,
output logic [68:0] QB, output logic [68:0] QB
); );
// replace "generic1024x69RAM" with "TSDN..1024X69.." module from your memory vendor // replace "generic1024x69RAM" with "TSDN..1024X69.." module from your memory vendor