Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

cleanup of cvw top

Browse Source
This commit is contained in:
James Stine 2024-06-04 14:49:21 -05:00
parent 9b8aa188f8
commit c565ae3a51
1 changed files with 126 additions and 126 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

250
src/cvw.sv
View File

@ -37,12 +37,12 @@ package cvw;
`include "BranchPredictorType.vh" `include "BranchPredictorType.vh"
typedef struct packed { typedef struct packed {
int XLEN; // Machine width (32 or 64) int XLEN; // Machine width (32 or 64)
logic IEEE754; // IEEE754 NaN handling (0 = use RISC-V NaN propagation instead) logic IEEE754; // IEEE754 NaN handling (0 = use RISC-V NaN propagation instead)
int MISA; // Machine Instruction Set Architecture int MISA; // Machine Instruction Set Architecture
int AHBW; // AHB bus width (usually = XLEN) int AHBW; // AHB bus width (usually = XLEN)
int RAM_LATENCY; // Latency to stress AHB int RAM_LATENCY; // Latency to stress AHB
logic BURST_EN; // Support AHB Burst Mode logic BURST_EN; // Support AHB Burst Mode
// RISC-V Features // RISC-V Features
logic ZICSR_SUPPORTED; logic ZICSR_SUPPORTED;
@ -74,12 +74,12 @@ typedef struct packed {
logic DCACHE_SUPPORTED; logic DCACHE_SUPPORTED;
logic ICACHE_SUPPORTED; logic ICACHE_SUPPORTED;
// TLB configuration. Entries should be a power of 2 // TLB configuration. Entries should be a power of 2
int ITLB_ENTRIES; int ITLB_ENTRIES;
int DTLB_ENTRIES; int DTLB_ENTRIES;
// Cache configuration. Sizes should be a power of two // Cache configuration. Sizes should be a power of two
// typical configuration 4 ways, 4096 ints per way, 256 bit or more lines // typical configuration 4 ways, 4096 ints per way, 256 bit or more lines
int DCACHE_NUMWAYS; int DCACHE_NUMWAYS;
int DCACHE_WAYSIZEINBYTES; int DCACHE_WAYSIZEINBYTES;
int DCACHE_LINELENINBITS; int DCACHE_LINELENINBITS;
@ -88,23 +88,23 @@ typedef struct packed {
int ICACHE_LINELENINBITS; int ICACHE_LINELENINBITS;
int CACHE_SRAMLEN; int CACHE_SRAMLEN;
// Integer Divider Configuration // Integer Divider Configuration
// IDIV_BITSPERCYCLE must be 1, 2, or 4 // IDIV_BITSPERCYCLE must be 1, 2, or 4
int IDIV_BITSPERCYCLE; int IDIV_BITSPERCYCLE;
logic IDIV_ON_FPU; logic IDIV_ON_FPU;
// Legal number of PMP entries are 0, 16, or 64 // Legal number of PMP entries are 0, 16, or 64
int PMP_ENTRIES; int PMP_ENTRIES;
// Address space // Address space
logic [63:0] RESET_VECTOR; logic [63:0] RESET_VECTOR;
// WFI Timeout Wait // WFI Timeout Wait
int WFI_TIMEOUT_BIT; int WFI_TIMEOUT_BIT;
// Peripheral Addresses // Peripheral Addresses
// Peripheral memory space extends from BASE to BASE+RANGE // Peripheral memory space extends from BASE to BASE+RANGE
// Range should be a thermometer code with 0's in the upper bits and 1s in the lower bits // Range should be a thermometer code with 0's in the upper bits and 1s in the lower bits
logic DTIM_SUPPORTED; logic DTIM_SUPPORTED;
logic [63:0] DTIM_BASE; logic [63:0] DTIM_BASE;
logic [63:0] DTIM_RANGE; logic [63:0] DTIM_RANGE;
@ -141,16 +141,16 @@ typedef struct packed {
logic [63:0] SPI_BASE; logic [63:0] SPI_BASE;
logic [63:0] SPI_RANGE; logic [63:0] SPI_RANGE;
// Test modes // Test modes
// Tie GPIO outputs back to inputs // Tie GPIO outputs back to inputs
logic GPIO_LOOPBACK_TEST; logic GPIO_LOOPBACK_TEST;
logic SPI_LOOPBACK_TEST; logic SPI_LOOPBACK_TEST;
// Hardware configuration // Hardware configuration
int UART_PRESCALE ; int UART_PRESCALE ;
// Interrupt configuration // Interrupt configuration
int PLIC_NUM_SRC; int PLIC_NUM_SRC;
logic PLIC_NUM_SRC_LT_32; logic PLIC_NUM_SRC_LT_32;
int PLIC_GPIO_ID; int PLIC_GPIO_ID;
@ -158,31 +158,31 @@ typedef struct packed {
int PLIC_SPI_ID; int PLIC_SPI_ID;
int PLIC_SDC_ID; int PLIC_SDC_ID;
logic BPRED_SUPPORTED; logic BPRED_SUPPORTED;
logic [31:0] BPRED_TYPE; logic [31:0] BPRED_TYPE;
int BPRED_NUM_LHR; int BPRED_NUM_LHR;
int BPRED_SIZE; int BPRED_SIZE;
int BTB_SIZE; int BTB_SIZE;
int RAS_SIZE; int RAS_SIZE;
logic INSTR_CLASS_PRED; // is class predictor enabled logic INSTR_CLASS_PRED; // is class predictor enabled
// FPU division architecture // FPU division architecture
int RADIX; int RADIX;
int DIVCOPIES; int DIVCOPIES;
// bit manipulation // bit manipulation
logic ZBA_SUPPORTED; logic ZBA_SUPPORTED;
logic ZBB_SUPPORTED; logic ZBB_SUPPORTED;
logic ZBC_SUPPORTED; logic ZBC_SUPPORTED;
logic ZBS_SUPPORTED; logic ZBS_SUPPORTED;
// compressed // compressed
logic ZCA_SUPPORTED; logic ZCA_SUPPORTED;
logic ZCB_SUPPORTED; logic ZCB_SUPPORTED;
logic ZCD_SUPPORTED; logic ZCD_SUPPORTED;
logic ZCF_SUPPORTED; logic ZCF_SUPPORTED;
// Cryptography // Cryptography
logic ZBKB_SUPPORTED; logic ZBKB_SUPPORTED;
logic ZBKC_SUPPORTED; logic ZBKC_SUPPORTED;
logic ZBKX_SUPPORTED; logic ZBKX_SUPPORTED;
@ -191,112 +191,112 @@ typedef struct packed {
logic ZKNH_SUPPORTED; logic ZKNH_SUPPORTED;
logic ZKN_SUPPORTED; logic ZKN_SUPPORTED;
// Memory synthesis configuration // Memory synthesis configuration
logic USE_SRAM; logic USE_SRAM;
// constants defining different privilege modes // constants defining different privilege modes
// defined in Table 1.1 of the privileged spec // defined in Table 1.1 of the privileged spec
logic [1:0] M_MODE ; logic [1:0] M_MODE ;
logic [1:0] S_MODE ; logic [1:0] S_MODE ;
logic [1:0] U_MODE ; logic [1:0] U_MODE ;
// Virtual Memory Constants // Virtual Memory Constants
int VPN_SEGMENT_BITS; int VPN_SEGMENT_BITS;
int VPN_BITS; int VPN_BITS;
int PPN_BITS; int PPN_BITS;
int PA_BITS; int PA_BITS;
int SVMODE_BITS; int SVMODE_BITS;
int ASID_BASE; int ASID_BASE;
int ASID_BITS; int ASID_BITS;
// constants to check SATP_MODE against // constants to check SATP_MODE against
// defined in Table 4.3 of the privileged spec // defined in Table 4.3 of the privileged spec
logic [3:0] NO_TRANSLATE; logic [3:0] NO_TRANSLATE;
logic [3:0] SV32; logic [3:0] SV32;
logic [3:0] SV39; logic [3:0] SV39;
logic [3:0] SV48; logic [3:0] SV48;
// macros to define supported modes // macros to define supported modes
logic A_SUPPORTED; logic A_SUPPORTED;
logic B_SUPPORTED; logic B_SUPPORTED;
logic C_SUPPORTED; logic C_SUPPORTED;
logic D_SUPPORTED; logic D_SUPPORTED;
logic E_SUPPORTED; logic E_SUPPORTED;
logic F_SUPPORTED; logic F_SUPPORTED;
logic I_SUPPORTED; logic I_SUPPORTED;
logic M_SUPPORTED; logic M_SUPPORTED;
logic Q_SUPPORTED; logic Q_SUPPORTED;
logic S_SUPPORTED; logic S_SUPPORTED;
logic U_SUPPORTED; logic U_SUPPORTED;
// logarithm of XLEN, used for number of index bits to select // logarithm of XLEN, used for number of index bits to select
int LOG_XLEN; int LOG_XLEN;
// Number of 64 bit PMP Configuration Register entries (or pairs of 32 bit entries) // Number of 64 bit PMP Configuration Register entries (or pairs of 32 bit entries)
int PMPCFG_ENTRIES; int PMPCFG_ENTRIES;
// Floating point constants for Quad, Double, Single, and Half precisions // Floating point constants for Quad, Double, Single, and Half precisions
int Q_LEN; int Q_LEN;
int Q_NE; int Q_NE;
int Q_NF; int Q_NF;
int Q_BIAS; int Q_BIAS;
logic [1:0] Q_FMT; logic [1:0] Q_FMT;
int D_LEN; int D_LEN;
int D_NE; int D_NE;
int D_NF; int D_NF;
int D_BIAS; int D_BIAS;
logic [1:0] D_FMT; logic [1:0] D_FMT;
int S_LEN; int S_LEN;
int S_NE; int S_NE;
int S_NF; int S_NF;
int S_BIAS; int S_BIAS;
logic [1:0] S_FMT; logic [1:0] S_FMT;
int H_LEN; int H_LEN;
int H_NE; int H_NE;
int H_NF; int H_NF;
int H_BIAS; int H_BIAS;
logic [1:0] H_FMT; logic [1:0] H_FMT;
// Floating point length FLEN and number of exponent (NE) and fraction (NF) bits // Floating point length FLEN and number of exponent (NE) and fraction (NF) bits
int FLEN; int FLEN;
int LOGFLEN; int LOGFLEN;
int NE ; int NE;
int NF ; int NF;
logic [1:0] FMT ; logic [1:0] FMT;
int BIAS; int BIAS;
// Floating point constants needed for FPU paramerterization // Floating point constants needed for FPU paramerterization
int FPSIZES; int FPSIZES;
int FMTBITS; int FMTBITS;
int LEN1 ; int LEN1;
int NE1 ; int NE1;
int NF1 ; int NF1;
logic [1:0] FMT1 ; logic [1:0] FMT1;
int BIAS1; int BIAS1;
int LEN2 ; int LEN2;
int NE2 ; int NE2;
int NF2 ; int NF2;
logic [1:0] FMT2 ; logic [1:0] FMT2;
int BIAS2; int BIAS2;
// largest length in IEU/FPU // largest length in IEU/FPU
int CVTLEN; int CVTLEN;
int LLEN; int LLEN;
int LOGCVTLEN; int LOGCVTLEN;
int NORMSHIFTSZ; int NORMSHIFTSZ;
int LOGNORMSHIFTSZ; int LOGNORMSHIFTSZ;
int FMALEN; int FMALEN;
// division constants // division constants
int LOGR ; int LOGR;
int RK ; int RK;
int FPDUR ; int FPDUR;
int DURLEN ; int DURLEN;
int DIVb ; int DIVb;
int DIVBLEN ; int DIVBLEN;
// Debug Module // Debug Module
logic DEBUG_SUPPORTED; logic DEBUG_SUPPORTED;
} cvw_t; } cvw_t;
endpackage endpackage