Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fround cleanup

Browse Source
This commit is contained in:
David Harris 2024-05-13 13:27:29 -07:00
parent d4ac53f000
commit c2b9e326ca
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/fpu/fround.sv
View File

@ -51,7 +51,7 @@ module fround import cvw::*; #(parameter cvw_t P) (
// Unbiased exponent // Unbiased exponent
assign E = Xe - P.BIAS[P.NE-1:0]; assign E = Xe - P.BIAS[P.NE-1:0];
assign Xep1 = Xe + 1; assign Xep1 = Xe + 1'b1;
////////////////////////////////////////// //////////////////////////////////////////
// Compute LSB L', rounding bit R' and Sticky bit T' // Compute LSB L', rounding bit R' and Sticky bit T'
@ -85,7 +85,7 @@ module fround import cvw::*; #(parameter cvw_t P) (
assign Lnonneg = |(Xm & HotE); assign Lnonneg = |(Xm & HotE);
assign Rnonneg = |(Xm & HotEP1); assign Rnonneg = |(Xm & HotEP1);
assign Trunc = Xm & IMask; assign Trunc = Xm & IMask;
assign {Two, Rnd} = Trunc + HotE; // Two means result is 10.000000 = 2.0 assign {Two, Rnd} = Trunc + HotE; // Two means result overflowed to 10.000000 = 2.0
// mux and AND-OR logic to select final rounding bits // mux and AND-OR logic to select final rounding bits
mux2 #(1) Lmux(Lnonneg, 1'b0, Elt0, Lp); mux2 #(1) Lmux(Lnonneg, 1'b0, Elt0, Lp);