Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-01-24 05:24:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Update fsgninj.sv

Browse Source 
Program clean up
This commit is contained in:
Harshini Srinath 2023-06-11 16:52:00 -07:00 committed by GitHub
parent cf39819bac
commit c19ba6c3f4
1 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/fpu/fsgninj.sv
View File

@ -27,10 +27,10 @@
////////////////////////////////////////////////////////////////////////////////////////////////
module fsgninj import cvw::*; #(parameter cvw_t P) (
input logic Xs, Ys, // X and Y sign bits
input logic Xs, Ys, // X and Y sign bits
input logic [P.FLEN-1:0] X, // X
input logic [P.FMTBITS-1:0] Fmt, // format
input logic [1:0] OpCtrl, // operation control
input logic [1:0] OpCtrl, // operation control
output logic [P.FLEN-1:0] SgnRes // result
);
@ -73,5 +73,4 @@ module fsgninj import cvw::*; #(parameter cvw_t P) (
endcase
assign SgnRes = {SgnBits[3], X[P.Q_LEN-2:P.D_LEN], SgnBits[2], X[P.D_LEN-2:P.S_LEN], SgnBits[1], X[P.S_LEN-2:P.H_LEN], SgnBits[0], X[P.H_LEN-2:0]};
end
endmodule