Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fixed DTIM/IROM_BASE number of bits in buildroot/fpga configs

Browse Source
This commit is contained in:
David Harris 2022-08-26 21:29:26 -07:00
parent 76006825b3
commit bf2c20cd17
2 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
pipelined/config/buildroot/wally-config.vh
View File

@ -86,11 +86,11 @@
// Peripheral memory space extends from BASE to BASE+RANGE // Peripheral memory space extends from BASE to BASE+RANGE
// Range should be a thermometer code with 0's in the upper bits and 1s in the lower bits // Range should be a thermometer code with 0's in the upper bits and 1s in the lower bits
`define DTIM_SUPPORTED 1'b0 `define DTIM_SUPPORTED 1'b0
`define DTIM_BASE 34'h80000000 `define DTIM_BASE 56'h80000000
`define DTIM_RANGE 34'h00001FFF `define DTIM_RANGE 56'h00001FFF
`define IROM_SUPPORTED 1'b0 `define IROM_SUPPORTED 1'b0
`define IROM_BASE 34'h80000000 `define IROM_BASE 56'h80000000
`define IROM_RANGE 34'h00001FFF `define IROM_RANGE 56'h00001FFF
`define BOOTROM_SUPPORTED 1'b1 `define BOOTROM_SUPPORTED 1'b1
`define BOOTROM_BASE 56'h00001000 `define BOOTROM_BASE 56'h00001000
`define BOOTROM_RANGE 56'h00000FFF `define BOOTROM_RANGE 56'h00000FFF

8
pipelined/config/fpga/wally-config.vh
View File

@ -88,11 +88,11 @@
// Peripheral memory space extends from BASE to BASE+RANGE // Peripheral memory space extends from BASE to BASE+RANGE
// Range should be a thermometer code with 0's in the upper bits and 1s in the lower bits // Range should be a thermometer code with 0's in the upper bits and 1s in the lower bits
`define DTIM_SUPPORTED 1'b0 `define DTIM_SUPPORTED 1'b0
`define DTIM_BASE 34'h80000000 `define DTIM_BASE 56'h80000000
`define DTIM_RANGE 34'h00001FFF `define DTIM_RANGE 56'h00001FFF
`define IROM_SUPPORTED 1'b0 `define IROM_SUPPORTED 1'b0
`define IROM_BASE 34'h80000000 `define IROM_BASE 56'h80000000
`define IROM_RANGE 34'h00001FFF `define IROM_RANGE 56'h00001FFF
`define BOOTROM_SUPPORTED 1'b1 `define BOOTROM_SUPPORTED 1'b1
`define BOOTROM_BASE 56'h00001000 `define BOOTROM_BASE 56'h00001000