Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fix CSR writes from DM

Browse Source
This commit is contained in:
Matthew 2024-06-14 11:17:41 -05:00
parent 6ae7ac9a6d
commit be7d657f71
3 changed files with 14 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
bin/openocd_tcl_wrapper.py
View File

@ -133,10 +133,16 @@ class OpenOCD:
raise Exception("Error: Hart failed to resume")
def step(self):
# Set halt bit #TODO save curent value of dcsr
self.write_data("DCSR", "0x4")
# Resume
#self.resume()
# Set step bit if it isn't already set
dcsr = int(self.read_data("DCSR"), 16)
if not (dcsr >> 2) & 0x1:
dcsr |= 0x4
self.write_data("DCSR", hex(dcsr))
# Resume once
self.resume()
# Unset step bit
dcsr &= ~0x4
self.write_data("DCSR", hex(dcsr))
def access_register(self, write, regno, addr_size=None):
data = 1 << 17 # transfer bit always set

6
src/debug/dm.sv
View File

@ -406,11 +406,11 @@ module dm import cvw::*; #(parameter cvw_t P) (
end
AC_SCAN : begin
if ((GPRegNo | FPRegNo) & AcWrite & (Cycle == ScanChainLen)) // Writes to GPR/FPR are shifted in len(GPR) or len(FPR) cycles
if (~MiscRegNo & AcWrite & (Cycle == ScanChainLen)) // Writes to CSR/GPR/FPR are shifted in len(CSR/GPR) or len(FPR) cycles
AcState <= AC_UPDATE;
else if ((GPRegNo | FPRegNo) & ~AcWrite & (Cycle == P.LLEN)) // Reads from GPR/FPR are shifted in len(ScanReg) cycles
else if (~MiscRegNo & ~AcWrite & (Cycle == P.LLEN)) // Reads from CSR/GPR/FPR are shifted in len(ScanReg) cycles
AcState <= AC_IDLE;
else if (~(GPRegNo | FPRegNo) & (Cycle == ScanChainLen)) // Misc scanchain must be scanned completely
else if (MiscRegNo & (Cycle == ScanChainLen)) // Misc scanchain must be scanned completely
AcState <= AC_IDLE;
else
Cycle <= Cycle + 1;

2
src/privileged/csr.sv
View File

@ -329,7 +329,7 @@ module csr import cvw::*; #(parameter cvw_t P) (
assign InsufficientCSRPrivilegeM = (CSRAdrDM[9:8] == 2'b11 & PrivilegeModeW != P.M_MODE) |
(CSRAdrDM[9:8] == 2'b01 & PrivilegeModeW == P.U_MODE);
assign IllegalCSRAccessM = ((IllegalCSRCAccessM & IllegalCSRMAccessM &
IllegalCSRSAccessM & IllegalCSRUAccessM /*& IllegalCSRDAccessM*/ |
IllegalCSRSAccessM & IllegalCSRUAccessM & IllegalCSRDAccessM |
InsufficientCSRPrivilegeM) & CSRReadM) | IllegalCSRMWriteReadonlyM;
// Debug module CSR access