Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

fixing coremark branch prediction

Browse Source
This commit is contained in:
Elizabeth Hedenberg 2021-03-17 15:15:55 -04:00
parent 74ebe0bef2
commit bccd37d778
2 changed files with 9 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
wally-pipelined/regression/wally-coremark_bare.do
View File

@ -93,7 +93,7 @@ add wave -divider RAM
add wave -hex -r /testbench/dut/uncore/dtim/RAM add wave -hex -r /testbench/dut/uncore/dtim/RAM
add wave -divider Misc add wave -divider Misc
add wave -divider add wave -divider
#add wave -hex -r /testbench/* add wave -hex -r /testbench/*
-- Set Wave Output Items -- Set Wave Output Items
TreeUpdate [SetDefaultTree] TreeUpdate [SetDefaultTree]
@ -111,5 +111,6 @@ set DefaultRadix hexadecimal
-- Run the Simulation -- Run the Simulation
#run 7402000 #run 7402000
#run 12750 #run 12750
run -all #run -all
run 3000
#quit #quit

6
wally-pipelined/testbench/testbench-coremark_bare.sv
View File

@ -92,6 +92,12 @@ module testbench();
end end
end end
initial begin
$readmemb(`TWO_BIT_PRELOAD, dut.hart.ifu.bpred.DirPredictor.memory.memory);
$readmemb(`BTB_PRELOAD, dut.hart.ifu.bpred.TargetPredictor.memory.memory);
end
endmodule endmodule
/* verilator lint_on STMTDLY */ /* verilator lint_on STMTDLY */
/* verilator lint_on WIDTH */ /* verilator lint_on WIDTH */