mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-10 13:45:19 +00:00
Further indents
This commit is contained in:
parent
44356559bc
commit
b9c97c6a8c
@ -134,7 +134,7 @@ module testbench;
|
|||||||
"wally32i": tests = wally32i;
|
"wally32i": tests = wally32i;
|
||||||
"wally32e": tests = wally32e;
|
"wally32e": tests = wally32e;
|
||||||
"wally32priv": tests = wally32priv;
|
"wally32priv": tests = wally32priv;
|
||||||
"wally32periph": tests = wally32periph;
|
"wally32periph": tests = wally32periph;
|
||||||
"embench": tests = embench;
|
"embench": tests = embench;
|
||||||
"coremark": tests = coremark;
|
"coremark": tests = coremark;
|
||||||
"arch32zba": if (`ZBA_SUPPORTED) tests = arch32zba;
|
"arch32zba": if (`ZBA_SUPPORTED) tests = arch32zba;
|
||||||
@ -167,7 +167,7 @@ module testbench;
|
|||||||
logic HSELEXT;
|
logic HSELEXT;
|
||||||
|
|
||||||
logic InitializingMemories;
|
logic InitializingMemories;
|
||||||
integer ResetCount, ResetThreshold;
|
integer ResetCount, ResetThreshold;
|
||||||
logic InReset;
|
logic InReset;
|
||||||
logic BeginSample;
|
logic BeginSample;
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user