mirror of
https://github.com/openhwgroup/cvw
synced 2025-01-23 04:54:29 +00:00
Switch back to standard riscv-arch-test repo
This commit is contained in:
parent
dc98f29ffa
commit
b8d50fd621
@ -5,7 +5,7 @@ matplotlib>=3.9.0
|
||||
PyYAML>=5.2
|
||||
riscof @ git+https://github.com/riscv/riscof.git
|
||||
riscv-config>=3.18.3
|
||||
riscv-isac @ git+https://github.com/jordancarlin/riscv-arch-test/#subdirectory=riscv-isac
|
||||
riscv-isac @ git+https://github.com/riscv-non-isa/riscv-arch-test/#subdirectory=riscv-isac
|
||||
scikit-learn>=1.5.0
|
||||
scipy>=1.13.0
|
||||
setuptools
|
||||
|
Loading…
Reference in New Issue
Block a user