Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Increased timeout for riscof because it is so slow

Browse Source
This commit is contained in:
David Harris 2023-05-23 15:37:09 -07:00
parent de7a3780ec
commit b4c9998b26
2 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
tests/riscof/sail_cSim/riscof_sail_cSim.py
View File

@ -130,4 +130,5 @@ class sail_cSim(pluginTemplate):
make.add_target(execute)
# make.execute_all(self.work_dir)
# DH 7/26/22 increase timeout so sim will finish on slow machines
make.execute_all(self.work_dir, timeout = 1800)
# DH 5/17/23 increase timeout to 3600 seconds
make.execute_all(self.work_dir, timeout = 3600)

3
tests/riscof/spike/riscof_spike.py
View File

@ -191,7 +191,8 @@ class spike(pluginTemplate):
# parallel using the make command set above.
#make.execute_all(self.work_dir)
# DH 7/26/22 increase timeout to 1800 seconds so sim will finish on slow machines
make.execute_all(self.work_dir, timeout = 1800)
# DH 5/17/23 increase timeout to 3600 seconds
make.execute_all(self.work_dir, timeout = 3600)
# if target runs are not required then we simply exit as this point after running all