Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

modularized count into cnt.sv; passes lint

Browse Source
This commit is contained in:
Kevin Kim 2023-02-05 00:48:26 +00:00
parent 0758a272f5
commit b40b1fab52
2 changed files with 91 additions and 60 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

84
pipelined/src/ieu/cnt.sv Normal file
View File

@ -0,0 +1,84 @@
///////////////////////////////////////////
// cnt.sv
//
// Written: Kevin Kim <kekim@hmc.edu>
// Created: 4 February 2023
// Modified:
//
// Purpose: Count Instruction Submodule
//
// Documentation: RISC-V System on Chip Design Chapter ***
//
// A component of the CORE-V-WALLY configurable RISC-V project.
//
// Copyright (C) 2021-23 Harvey Mudd College & Oklahoma State University
//
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
//
// Licensed under the Solderpad Hardware License v 2.1 (the “License”); you may not use this file
// except in compliance with the License, or, at your option, the Apache License version 2.0. You
// may obtain a copy of the License at
//
// https://solderpad.org/licenses/SHL-2.1/
//
// Unless required by applicable law or agreed to in writing, any work distributed under the
// License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND,
// either express or implied. See the License for the specific language governing permissions
// and limitations under the License.
////////////////////////////////////////////////////////////////////////////////////////////////
`include "wally-config.vh"
module cnt #(parameter WIDTH = 32) (
input logic [WIDTH-1:0] A, // Operand
input logic W64, // Indicates word operation
output logic [WIDTH-1:0] clzResult, // leading zeros result
output logic [WIDTH-1:0] ctzResult, // trailing zeros result
output logic [WIDTH-1:0] cpopResult);// population count result
//count instructions
logic [WIDTH-1:0] clzA, clzB;
logic [WIDTH-1:0] clzwA, clzwB;
logic [WIDTH-1:0] ctzA, ctzB;
logic [WIDTH-1:0] ctzwA, ctzwB;
logic [WIDTH-1:0] cpopwA, cpopA;
logic [WIDTH-1:0] cpopwB, cpopB;
//in both rv64, rv32
assign clzA = A;
bitreverse #(WIDTH) brtz(.a(A), .b(ctzA));
//only in rv64
if (WIDTH==64) begin
assign clzwA = {A[31:0],{32{1'b1}}};
bitreverse #(WIDTH) brtzw(.a({{32{1'b1}},A[31:0]}), .b(ctzwA));
assign cpopwA = {{32{1'b0}},A};
end
else begin
assign clzwA = 32'b0;
assign ctzwA = 32'b0;
assign cpopwA = 32'b0;
end
//NOTE: Can be simplified to a single lzc with a 4-select mux. We are currently producing all cz results and selecting from those later.
//NOTE: Signal width mistmatch from log2(WIDTH) to WIDTH but deal with that later.
lzc #(WIDTH) lzc(.num(clzA), .ZeroCnt(clzB));
lzc #(WIDTH) lzwc(.num(clzwA), .ZeroCnt(clzwB));
lzc #(WIDTH) tzc(.num(ctzA), .ZeroCnt(ctzB));
lzc #(WIDTH) tzwc(.num(ctzwA), .ZeroCnt(ctzwB));
popcnt #(WIDTH) popcntw(.num(cpopwA), .PopCnt(cpopwB));
popcnt #(WIDTH) popcnt(.num(cpopA), .PopCnt(cpopB));
if (WIDTH==64) begin
assign clzResult = W64 ? clzwB : clzB;
assign ctzResult = W64 ? ctzwB : ctzB;
assign cpopResult = W64 ? cpopwB : cpopB;
end
else begin
assign clzResult = clzB;
assign ctzResult = ctzB;
assign cpopResult = cpopB;
end
endmodule

67
pipelined/src/ieu/zbb.sv
View File

@ -34,70 +34,17 @@ module zbb #(parameter WIDTH=32) (
input logic [WIDTH-1:0] A, B, // Operands
input logic [2:0] Funct3, // Indicates operation to perform
input logic [6:0] Funct7, // Indicates operation to perform
input logic [6:0] W64, // Indicates word operation
output logic [WIDTH-1:0] ZBBResult); // ZBC result
//count instructions
logic [WIDTH-1:0] czResult;
logic [WIDTH-1:0] clzResult; //leading zeros result
logic [WIDTH-1:0] ctzResult; //trailing zeros result
logic [WIDTH-1:0] cpopResult; //population count result
logic [WIDTH-1:0] clzA, clzB;
logic [WIDTH-1:0] clzwA, clzwB;
logic [WIDTH-1:0] ctzA, ctzB;
logic [WIDTH-1:0] ctzwA, ctzwB;
logic [WIDTH-1:0] cpopwA, cpopA;
logic [WIDTH-1:0] cpopwB, cpopB;
//in both rv64, rv32
assign clzA = A;
bitreverse #(WIDTH) brtz(.a(A), .b(ctzA));
//only in rv64
if (WIDTH==64) begin
assign clzwA = {A[31:0],{32{1'b1}}};
bitreverse #(WIDTH) brtzw(.a({{32{1'b1}},A[31:0]}), .b(ctzwA));
assign cpopwA = {{32{1'b0}},A};
end
else begin
assign clzwA = 32'b0;
assign ctzwA = 32'b0;
assign cpopwA = 32'b0;
end
//NOTE: Can be simplified to a single lzc with a 4-select mux. We are currently producing all cz results and selecting from those later.
//NOTE: Signal width mistmatch from log2(WIDTH) to WIDTH but deal with that later.
lzc #(WIDTH) lzc(.num(clzA), .ZeroCnt(clzB));
lzc #(WIDTH) lzwc(.num(clzwA), .ZeroCnt(clzwB));
lzc #(WIDTH) tzc(.num(ctzA), .ZeroCnt(ctzB));
lzc #(WIDTH) tzwc(.num(ctzwA), .ZeroCnt(ctzwB));
popcnt #(WIDTH) popcntw(.num(cpopwA), .PopCnt(cpopwB));
popcnt #(WIDTH) popcnt(.num(cpopA), .PopCnt(cpopB));
if (WIDTH==64) begin
assign clzResult = W64 ? clzwB : clzB;
assign ctzResult = W64 ? ctzwB : ctzB;
assign cpopResult = W64 ? cpopwB : cpopB;
end
else begin
assign clzResult = clzB;
assign ctzResult = ctzB;
assign cpopResult = cpopB;
end
input logic W64, // Indicates word operation
output logic [WIDTH-1:0] ZBBResult); // ZBB result
//count results
logic [WIDTH-1:0] clzResult; // leading zeros result
logic [WIDTH-1:0] ctzResult; // trailing zeros result
logic [WIDTH-1:0] cpopResult; // population count result
cnt cnt(.A(A), .W64(W64), .clzResult(clzResult), .ctzResult(ctzResult), .cpopResult(cpopResult));
//byte instructions
logic [WIDTH-1:0] OrcBResult;