Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Modified IROM to return the correct offset when unaligned.

Browse Source
This commit is contained in:
Ross Thompson 2022-12-30 11:48:40 -06:00
parent 872ff619e3
commit b1f68a1d85
2 changed files with 12 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
pipelined/src/ifu/irom.sv
View File

@ -41,12 +41,19 @@ module irom(
logic [`XLEN-1:0] ReadDataFull;
rom1p1r #(ADDR_WDITH, `XLEN) rom(.clk, .ce, .addr(Adr[ADDR_WDITH+OFFSET-1:OFFSET]), .dout(ReadDataFull));
if (`XLEN == 32) assign ReadData = ReadDataFull;
if (`XLEN == 32) begin
logic AdrD;
flopen #(1) AdrReg(clk, ce, Adr[1], AdrD);
assign ReadData = AdrD ? {16'b0, ReadDataFull[31:16]} : ReadDataFull;
end
// have to delay Ardr[OFFSET-1] by 1 cycle
else begin
logic AdrD;
flopen #(1) AdrReg(clk, ce, Adr[OFFSET-1], AdrD);
assign ReadData = AdrD ? ReadDataFull[63:32] : ReadDataFull[31:0];
logic [OFFSET-2:0] AdrD;
flopen #(OFFSET-1) AdrReg(clk, ce, Adr[OFFSET-1:1], AdrD);
assign ReadData = AdrD == 2'b11 ? {16'b0, ReadDataFull[63:48]} :
AdrD == 2'b10 ? ReadDataFull[63:32] :
AdrD == 2'b01 ? ReadDataFull[47:16] :
ReadDataFull[31:0];
end
endmodule

2
pipelined/src/ifu/spillsupport.sv
View File

@ -92,7 +92,7 @@ module spillsupport #(parameter CACHE_ENABLED)
flopenr #(16) SpillInstrReg(.clk(clk),
.en(SpillSaveF & ~Flush),
.reset(reset),
.d(SavedInstr),
.d(InstrRawF[15:0]),
.q(SpillDataLine0));
mux2 #(32) postspillmux(.d0(InstrRawF), .d1({InstrRawF[15:0], SpillDataLine0}), .s(SpillF),