mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
Synth automatically globs all available verilog files now, instead of requiring manual file listing
This commit is contained in:
parent
f0bbd71874
commit
af5a068b5d