Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-01 17:34:27 +00:00
Code Issues Packages Projects Releases Wiki Activity

zbs passes lint

Browse Source
This commit is contained in:
Kevin Kim 2023-02-02 20:04:38 +00:00
parent ae5d7844a9
commit aadc1de746
1 changed files with 9 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
pipelined/src/ieu/zbs.sv
View File

@ -35,7 +35,6 @@ module zbs #(parameter WIDTH=32) (
input logic [6:0] Funct7,
input logic [2:0] Funct3, // With ***Control, indicates operation to perform
output logic [WIDTH-1:0] ZBSResult); // ZBS result
//output logic [WIDTH-1:0] Sum); // Sum of operands
logic [WIDTH-1:0] BMask, ClrResult, InvResult, ExtResult, SetResult;
@ -46,13 +45,15 @@ module zbs #(parameter WIDTH=32) (
assign SetResult = A | BMask;
assign ExtResult = |(A & BMask);
always_comb begin
casez ({Funct7, Funct3})
10'b010010?_001: ZBSResult = ClrResult;
10'b010010?_101: ZBSResult = ExtResult;
10'b011010?_001: ZBSResult = ClrResult;
10'b001010?_001: ZBSResult = ClrResult;
10'b011010?_001: ZBSResult = InvResult;
10'b001010?_001: ZBSResult = SetResult;
default: ZBSResult = 0; // *** should never be reached or selected
endcase
end
endmodule