Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Added comments to PLIC about likely bug

Browse Source
This commit is contained in:
David Harris 2022-07-05 05:00:29 +00:00
parent 4c48d71e4b
commit aa3dc8bfe1
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
pipelined/src/uncore/plic.sv
View File

@ -176,8 +176,8 @@ module plic (
end end
// pending interrupt requests // pending interrupt requests
//assign nextIntPending = (intPending | requests) & ~intInProgress; //assign nextIntPending = (intPending | requests) & ~intInProgress; //
assign nextIntPending = requests; assign nextIntPending = requests; // DH: RT made this change May 2022, but it seems to be a bug to not consider intInProgress; see May 23, 2022 slack discussion
flopr #(`N) intPendingFlop(HCLK,~HRESETn,nextIntPending,intPending); flopr #(`N) intPendingFlop(HCLK,~HRESETn,nextIntPending,intPending);
// context-dependent signals // context-dependent signals