Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Sold progress towards a decent q test.

Browse Source
This commit is contained in:
Rose Thompson 2024-03-07 15:01:48 -06:00
parent 1872966b0b
commit a85ace87c7
2 changed files with 88 additions and 23 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
tests/wally-riscv-arch-test/riscv-test-suite/rv64i_m/Q/references/WALLY-q-01.reference_output
View File

@ -2,7 +2,35 @@
00000000 00000000
00000000 00000000
3fff0000 3fff0000
00003f00 # fsh of 1 dead4000 # fsh of 1
deadbeef
deadbeef
deadbeef
00000000 # fsq of 3
00000000 00000000
00000000 00000000
40008000
00000000 # fsq of -1
00000000 00000000
00000000
bfff0000
00000000 # fsq of 6
00000000
00000000
40018000
00000000 # fsq of -4
00000000
00000000
C0010000
00000000 # fsq of -2
00000000
00000000
C0000000
00000000 # fsq of 4
00000000
00000000
40010000
00000000 # fsq of 2
00000000
00000000
40000000

73
tests/wally-riscv-arch-test/riscv-test-suite/rv64i_m/Q/src/WALLY-q-01.S
View File

@ -19,7 +19,7 @@
//////////////////////////////////////////////////////////////////////////////////////////////// ////////////////////////////////////////////////////////////////////////////////////////////////
#include "model_test.h" #include "model_test.h"
#include "arch_test.h" #include "arch_test.h"
RVTEST_ISA("RV64IFDQ_Zicsr") RVTEST_ISA("RV64IFDQZfh_Zicsr")
.section .text.init .section .text.init
.globl rvtest_entry_point .globl rvtest_entry_point
@ -47,7 +47,7 @@ li x2, 2 # 4000 0000 0000 0000 0000 0000 0000 0000
fcvt.q.w f2, x2 fcvt.q.w f2, x2
fcvt.q.w f4, x4 fcvt.q.w f4, x4
fcvt.h.w f5, x2 fcvt.h.w f5, x2 # 4000
# test quad load/store # test quad load/store
fsq f4, 0(x3) fsq f4, 0(x3)
@ -59,33 +59,33 @@ fsh f5, 16(x3)
flh f6, 16(x3) flh f6, 16(x3)
fsh f6, 16(x1) fsh f6, 16(x1)
# 1 + 2 = 3 # 4000 1000 0000 0000 0000 0000 0000 0000 # 1 + 2 = 3 # 4000 8000 0000 0000 0000 0000 0000 0000
fadd.q f8, f2, f4 fadd.q f8, f2, f4
fsq f8, 32(x3) fsq f8, 32(x1)
# 1 - 2 = -1 # 1 - 2 = -1
fsub.q f9, f2, f4 # bfff 0000000000000000000000000000 fsub.q f9, f4, f2 # bfff 0000000000000000000000000000
fsq f9, 48(x3) fsq f9, 48(x1)
# 2 * 3 = 6 # 2 * 3 = 6
fsub.q f10, f4, f8 # 4001 1000000000000000000000000000 fmul.q f10, f2, f8 # 4001 8000000000000000000000000000
fsq f10, 64(x3) fsq f10, 64(x1)
# 6 * (-1) + 2 = -4 # 6 * (-1) + 2 = -4
fmadd.q f11, f10, f9, f4 # C001 0000000000000000000000000000 fmadd.q f11, f10, f9, f2 # C001 0000000000000000000000000000
fsq f11, 80(x3) fsq f11, 80(x1)
# -4 / 2 = -2 # -4 / 2 = -2
fdiv.q f12, f11, f4 # C000 0000000000000000000000000000 fdiv.q f12, f11, f2 # C000 0000000000000000000000000000
fsq f12, 96(x3) fsq f12, 96(x1)
# sign injection -4 = 4 # sign injection -4 = 4
fsgnj.q f13, f12, f4 # 4001 0000000000000000000000000000 fsgnj.q f13, f12, f4 # 4001 0000000000000000000000000000
fsq f13, 112(x3) fsq f13, 112(x1)
# sqrt(4) = 2 # sqrt(4) = 2
fsqrt.q f14, f13 # 4000 0000000000000000000000000000 fsqrt.q f14, f13 # 4000 0000000000000000000000000000
fsq f14, 128(x3) fsq f14, 128(x1)
RVTEST_CODE_END RVTEST_CODE_END
@ -94,12 +94,43 @@ RVMODEL_HALT
RVTEST_DATA_BEGIN RVTEST_DATA_BEGIN
.align 4 .align 4
rvtest_data: rvtest_data:
test_dataset_0:
.word 0xbabecafe .word 0xbabecafe
.word 0xabecafeb .word 0xabecafeb
.word 0xbecafeba .word 0xbecafeba
.word 0xecafebab .word 0xecafebab
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab .word 0xecafebab
test_dataset_0:
test_dataset_1: test_dataset_1:
RVTEST_DATA_END RVTEST_DATA_END
@ -110,8 +141,14 @@ rvtest_sig_begin:
signature_x1_1: signature_x1_1:
.fill 8,8,0xdeadbeefdeadbeef .int 0xdeadbeef, 0xdeadbeef, 0xdeadbeef, 0xdeadbeef
.fill 8,8,0xdeadbeefdeadbeef .int 0xdeadbeef, 0xdeadbeef, 0xdeadbeef, 0xdeadbeef
.int 0xdeadbeef, 0xdeadbeef, 0xdeadbeef, 0xdeadbeef
.int 0xdeadbeef, 0xdeadbeef, 0xdeadbeef, 0xdeadbeef
.int 0xdeadbeef, 0xdeadbeef, 0xdeadbeef, 0xdeadbeef
.int 0xdeadbeef, 0xdeadbeef, 0xdeadbeef, 0xdeadbeef
.int 0xdeadbeef, 0xdeadbeef, 0xdeadbeef, 0xdeadbeef
.int 0xdeadbeef, 0xdeadbeef, 0xdeadbeef, 0xdeadbeef
.int 0xdeadbeef, 0xdeadbeef, 0xdeadbeef, 0xdeadbeef
rvtest_sig_end: rvtest_sig_end:
RVMODEL_DATA_END RVMODEL_DATA_END