mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
uncore cleanup
This commit is contained in:
parent
a2b455d7b5
commit
a4c753635e
@ -38,7 +38,7 @@
|
|||||||
|
|
||||||
module uartPC16550D(
|
module uartPC16550D(
|
||||||
// Processor Interface
|
// Processor Interface
|
||||||
input logic CLK, PRESETn, // UART clock and active low reset
|
input logic PCLK, PRESETn, // UART clock and active low reset
|
||||||
input logic [2:0] A, // address input (8 registers)
|
input logic [2:0] A, // address input (8 registers)
|
||||||
input logic [7:0] Din, // 8-bit WriteData
|
input logic [7:0] Din, // 8-bit WriteData
|
||||||
output logic [7:0] Dout, // 8-bit ReadData
|
output logic [7:0] Dout, // 8-bit ReadData
|
||||||
|
Loading…
Reference in New Issue
Block a user