Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

uncore cleanup

Browse Source
This commit is contained in:
David Harris 2023-01-14 17:09:11 -08:00
parent a2b455d7b5
commit a4c753635e
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
pipelined/src/uncore/uartPC16550D.sv
View File

@ -38,7 +38,7 @@
module uartPC16550D( module uartPC16550D(
// Processor Interface // Processor Interface
input logic CLK, PRESETn, // UART clock and active low reset input logic PCLK, PRESETn, // UART clock and active low reset
input logic [2:0] A, // address input (8 registers) input logic [2:0] A, // address input (8 registers)
input logic [7:0] Din, // 8-bit WriteData input logic [7:0] Din, // 8-bit WriteData
output logic [7:0] Dout, // 8-bit ReadData output logic [7:0] Dout, // 8-bit ReadData