Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

signal name changes in ram2p.

Browse Source
This commit is contained in:
Ross Thompson 2022-12-27 15:07:01 -06:00
parent 66b2fbd836
commit a129e27502
1 changed files with 17 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
pipelined/src/generic/mem/ram2p1r1wb.sv
View File

@ -49,21 +49,21 @@ module ram2p1r1wb
input logic reset, input logic reset,
// port 1 is read only // port 1 is read only
input logic [DEPTH-1:0] RA1, input logic [DEPTH-1:0] ra1,
output logic [WIDTH-1:0] RD1, output logic [WIDTH-1:0] rd1,
input logic REN1, input logic ren1,
// port 2 is write only // port 2 is write only
input logic [DEPTH-1:0] WA1, input logic [DEPTH-1:0] wa2,
input logic [WIDTH-1:0] WD1, input logic [WIDTH-1:0] wd2,
input logic WEN1, input logic wen2,
input logic [WIDTH-1:0] BitWEN1 input logic [WIDTH-1:0] bwe2
); );
logic [DEPTH-1:0] RA1Q, WA1Q; logic [DEPTH-1:0] ra1q, wa2q;
logic WEN1Q; logic wen2q;
logic [WIDTH-1:0] WD1Q; logic [width-1:0] wd2q;
logic [WIDTH-1:0] mem[2**DEPTH-1:0]; logic [WIDTH-1:0] mem[2**DEPTH-1:0];
logic [WIDTH-1:0] bwe; logic [WIDTH-1:0] bwe;
@ -76,18 +76,18 @@ module ram2p1r1wb
// prefer not to have two-cycle write latency // prefer not to have two-cycle write latency
// will require branch predictor changes // will require branch predictor changes
flopenr #(DEPTH) RA1Reg(clk, reset, REN1, RA1, RA1Q); flopenr #(DEPTH) ra1Reg(clk, reset, ren1, ra1, ra1q);
flopenr #(DEPTH) WA1Reg(clk, reset, REN1, WA1, WA1Q); flopenr #(DEPTH) wa2Reg(clk, reset, ren1, wa2, wa2q);
flopr #(1) WEN1Reg(clk, reset, WEN1, WEN1Q); flopr #(1) wen2Reg(clk, reset, wen2, wen2q);
flopenr #(WIDTH) WD1Reg(clk, reset, REN1, WD1, WD1Q); flopenr #(WIDTH) wd2Reg(clk, reset, ren1, wd2, wd2q);
// read port // read port
assign RD1 = mem[RA1Q]; assign rd1 = mem[ra1q];
// write port // write port
assign bwe = {WIDTH{WEN1Q}} & BitWEN1; assign bwe = {WIDTH{wen2q}} & bwe2;
always_ff @(posedge clk) always_ff @(posedge clk)
mem[WA1Q] <= WD1Q & bwe | mem[WA1Q] & ~bwe; mem[wa2q] <= wd2q & bwe | mem[wa2q] & ~bwe;
endmodule endmodule