Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Simplified fdivsqrtpostproc QmM logic

Browse Source
This commit is contained in:
David Harris 2022-09-20 03:30:18 -07:00
parent 87cde2c427
commit a05b6486b1
1 changed files with 4 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
pipelined/src/fpu/fdivsqrtpostproc.sv
View File

@ -43,6 +43,7 @@ module fdivsqrtpostproc(
); );
logic [`DIVb+3:0] W; logic [`DIVb+3:0] W;
logic [`DIVb:0] PreQmM;
logic NegSticky; logic NegSticky;
logic weq0; logic weq0;
@ -70,12 +71,7 @@ module fdivsqrtpostproc(
assign NegSticky = W[`DIVb+3]; assign NegSticky = W[`DIVb+3];
// division takes the result from the next cycle, which is shifted to the left one more time so the square root also needs to be shifted // division takes the result from the next cycle, which is shifted to the left one more time so the square root also needs to be shifted
always_comb
if (SqrtM) begin assign PreQmM = NegSticky ? FirstUM : FirstU; // Select U or U-1 depending on negative sticky bit
if(NegSticky) QmM = FirstUM[`DIVb:0] << 1; assign QmM = SqrtM ? (PreQmM << 1) : PreQmM;
else QmM = FirstU[`DIVb:0] << 1;
end else begin // divide
if(NegSticky) QmM = FirstUM[`DIVb:0];
else QmM = FirstU[`DIVb:0];
end
endmodule endmodule