Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-01-24 21:44:29 +00:00
Code Issues Packages Projects Releases Wiki Activity

Bit manipulation comment cleanup

Browse Source
This commit is contained in:
David Harris 2023-06-15 12:16:46 -07:00
parent a62211bad1
commit 9f88848832
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/ieu/bmu/bitmanipalu.sv
View File

@ -54,7 +54,7 @@ module bitmanipalu #(parameter WIDTH=32) (
logic [WIDTH-1:0] CondZextA; // A Conditional Extend Intermediary Signal logic [WIDTH-1:0] CondZextA; // A Conditional Extend Intermediary Signal
logic [WIDTH-1:0] ABMU, BBMU; // Gated data inputs to reduce BMU activity logic [WIDTH-1:0] ABMU, BBMU; // Gated data inputs to reduce BMU activity
// gate data inputs to BMU to only operate when BSelect[1] indicates BMU is in use // gate data inputs to BMU to only operate when BMU is active
assign ABMU = A & {WIDTH{BMUActiveE}}; assign ABMU = A & {WIDTH{BMUActiveE}};
assign BBMU = B & {WIDTH{BMUActiveE}}; assign BBMU = B & {WIDTH{BMUActiveE}};