Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

LSU cleanup

Browse Source
This commit is contained in:
David Harris 2021-07-17 20:01:03 -04:00
parent d9750c16a5
commit 9a86fc899b
1 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
wally-pipelined/src/lsu/lsu.sv
View File

@ -180,7 +180,6 @@ module lsu
else assign TranslationPAdrXLEN = {{(`XLEN-`PA_BITS){1'b0}}, TranslationPAdr[`PA_BITS-1:0]};
endgenerate
mux2 #(`XLEN) HPTWPAdrMux(TranslationPAdrXLEN, TranslationVAdr, UseTranslationVAdr, HPTWPAdrE); // *** misleading to call it PAdr, bad because some bits have been truncated
// flop #(`XLEN) HPTWPAdrMReg(clk, HPTWPAdrE, HPTWPAdrM);
assign WalkerPageFaultM = WalkerStorePageFaultM | WalkerLoadPageFaultM;
@ -191,7 +190,6 @@ module lsu
.SelPTW(SelPTW),
.HPTWRead(HPTWRead),
.HPTWPAdrE(HPTWPAdrE),
// .HPTWPAdrM(HPTWPAdrM),
.HPTWStall(HPTWStall),
// CPU connection
.MemRWM(MemRWM),
@ -246,7 +244,6 @@ module lsu
.Cacheable(CacheableM),
.Idempotent(),
.AtomicAllowed(),
// .SelRegions(DHSELRegionsM),
.*); // *** the pma/pmp instruction acess faults don't really matter here. is it possible to parameterize which outputs exist?
// *** BUG, this is most likely wrong