Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-03 02:05:21 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fix SPI Delay1 behavior

Browse Source
This commit is contained in:
naichewa 2024-11-07 12:14:23 -08:00
parent 7964358651
commit 987015a2a7
1 changed files with 12 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
src/uncore/spi_controller.sv
View File

@ -162,7 +162,7 @@ module spi_controller (
// Counter for all four delay types // Counter for all four delay types
if (DelayState & SCK & SCLKenable) begin if (DelayState & SCK & SCLKenable) begin
DelayCounter <= DelayCounter + 8'd1; DelayCounter <= DelayCounter + 8'd1;
end else if (SCLKenable & EndOfDelay) begin end else if ((SCLKenable & EndOfDelay) | Transmitting) begin
DelayCounter <= 8'd0; DelayCounter <= 8'd0;
end end
@ -255,13 +255,13 @@ module spi_controller (
else NextState = TRANSMIT; else NextState = TRANSMIT;
end end
HOLDMODE: begin HOLDMODE: begin
if (EndTransmission) NextState = HOLD; if (EndOfFrame & HasINTERXFR) NextState = INTERXFR;
else if (ContinueTransmit & HasINTERXFR) NextState = INTERXFR; else if (EndTransmission) NextState = HOLD;
else NextState = TRANSMIT; else NextState = TRANSMIT;
end end
OFFMODE: begin OFFMODE: begin
if (EndTransmission) NextState = INACTIVE; if (EndOfFrame & HasINTERXFR) NextState = INTERXFR;
else if (ContinueTransmit & HasINTERXFR) NextState = INTERXFR; else if (EndTransmission) NextState = HOLD;
else NextState = TRANSMIT; else NextState = TRANSMIT;
end end
default: NextState = TRANSMIT; default: NextState = TRANSMIT;
@ -269,14 +269,7 @@ module spi_controller (
end end
SCKCS: begin // SCKCS case -------------------------------------- SCKCS: begin // SCKCS case --------------------------------------
if (EndOfSCKCS) begin if (EndOfSCKCS) begin
if (~TransmitRegLoaded) begin NextState = INTERCS;
// if (CSMode == AUTOMODE) NextState = INACTIVE;
if (CSMode == HOLDMODE) NextState = HOLD;
else NextState = INACTIVE;
end else begin
if (HasINTERCS) NextState = INTERCS;
else NextState = TRANSMIT;
end
end else begin end else begin
NextState = SCKCS; NextState = SCKCS;
end end
@ -290,15 +283,18 @@ module spi_controller (
end end
INTERCS: begin // INTERCS case ---------------------------------- INTERCS: begin // INTERCS case ----------------------------------
if (EndOfINTERCS) begin if (EndOfINTERCS) begin
if (TransmitRegLoaded) begin
if (HasCSSCK) NextState = CSSCK; if (HasCSSCK) NextState = CSSCK;
else NextState = TRANSMIT; else NextState = TRANSMIT;
end else NextState = INACTIVE;
end else begin end else begin
NextState = INTERCS; NextState = INTERCS;
end end
end end
INTERXFR: begin // INTERXFR case -------------------------------- INTERXFR: begin // INTERXFR case --------------------------------
if (EndOfINTERXFR) begin if (EndOfINTERXFR) begin
NextState = TRANSMIT; if (TransmitRegLoaded) NextState = TRANSMIT;
else NextState = HOLD;
end else begin end else begin
NextState = INTERXFR; NextState = INTERXFR;
end end