Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

change sram1rw to have a small delay so that we don't have signals changing on clock edges

Browse Source
This commit is contained in:
bbracker 2021-07-19 11:30:07 -04:00
parent 62b4ef6953
commit 986b7a8252
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
wally-pipelined/src/cache/sram1rw.sv vendored
View File

@ -15,7 +15,7 @@ module sram1rw #(parameter DEPTH=128, WIDTH=256) (
always_ff @(posedge clk) begin always_ff @(posedge clk) begin
ReadData <= StoredData[Addr]; ReadData <= StoredData[Addr];
if (WriteEnable) begin if (WriteEnable) begin
StoredData[Addr] <= WriteData; StoredData[Addr] <= #1 WriteData;
end end
end end
endmodule endmodule