mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
Fixed typo in fpga top for arty a7.
This commit is contained in:
parent
e4d6a9f8c6
commit
97a16f75dc
@ -66,12 +66,12 @@ module fpgaTop
|
|||||||
|
|
||||||
wire HCLKOpen;
|
wire HCLKOpen;
|
||||||
wire HRESETnOpen;
|
wire HRESETnOpen;
|
||||||
wire [31:0] HRDATAEXT;
|
wire [63:0] HRDATAEXT;
|
||||||
wire HREADYEXT;
|
wire HREADYEXT;
|
||||||
wire HRESPEXT;
|
wire HRESPEXT;
|
||||||
wire HSELEXT;
|
wire HSELEXT;
|
||||||
wire [31:0] HADDR;
|
wire [31:0] HADDR;
|
||||||
wire [31:0] HWDATA;
|
wire [63:0] HWDATA;
|
||||||
wire HWRITE;
|
wire HWRITE;
|
||||||
wire [2:0] HSIZE;
|
wire [2:0] HSIZE;
|
||||||
wire [2:0] HBURST;
|
wire [2:0] HBURST;
|
||||||
|
Loading…
Reference in New Issue
Block a user