Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-01-23 21:14:37 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fixed typo in fpga top for arty a7.

Browse Source
This commit is contained in:
Ross Thompson 2023-07-19 11:37:29 -05:00
parent e4d6a9f8c6
commit 97a16f75dc
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
fpga/src/fpgaTop.v
View File

@ -70,12 +70,12 @@ module fpgaTop
wire HCLKOpen;
wire HRESETnOpen;
wire [64-1:0] HRDATAEXT;
wire [64-1:0] HRDATAEXT;
wire HREADYEXT;
wire HRESPEXT;
wire HSELEXT;
wire [31:0] HADDR;
wire [64-1:0] HWDATA;
wire [64-1:0] HWDATA;
wire HWRITE;
wire [2:0] HSIZE;
wire [2:0] HBURST;

4
fpga/src/fpgaTopArtyA7.v
View File

@ -66,12 +66,12 @@ module fpgaTop
wire HCLKOpen;
wire HRESETnOpen;
wire [31:0] HRDATAEXT;
wire [63:0] HRDATAEXT;
wire HREADYEXT;
wire HRESPEXT;
wire HSELEXT;
wire [31:0] HADDR;
wire [31:0] HWDATA;
wire [63:0] HWDATA;
wire HWRITE;
wire [2:0] HSIZE;
wire [2:0] HBURST;