Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fixed wally-periph, regression is now working

Browse Source
This commit is contained in:
slmnemo 2022-06-23 13:08:15 -07:00
parent 79bf543ba9
commit 95b22244ad
2 changed files with 22 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
tests/wally-riscv-arch-test/riscv-test-suite/rv64i_m/privilege/references/WALLY-periph.reference_output
View File

@ -254,12 +254,12 @@ FFFFEE00
FFFFEE00
00000000
00000000
02BEEF10
02BEEF10 # Something here is failing
0000000B
80000000
00000003
000000FF
FFFFFFFF
00000000
000000FF
00000000
00000000
@ -270,20 +270,20 @@ FFFFFFFF
FFFFFF00
00000000
00000000
02BEEF11
02BEEF11 # this might be wrong
0000000B
80000000
00000003
000000CC
CCCCCCCC
00000000
00000000
00000033
00000000
000000FF
000000CC
FFFFFF33
FFFFFF33
00000003
00000033 # input
00000000 # output
00000000 # rise ip
00000000 # serviced rise ip
000000CC # fall ip
00000000
000000FF # high ip
00000033 # why is this 0x33?
FFFFFFCC # low ip
FFFFFFCC # serviced low ip
00000000
00000000
03BEEF12
@ -454,9 +454,9 @@ FFFFFF33
00080000
00080000
00000000
00000000 # is it this one that's failing?
00000000
00000000
00080000
00080000 # failing
00080000
FFFFFFFF
FFF7FFFF
@ -478,7 +478,7 @@ FFFFFFFF
FFFFFFFE
00000000
00000000
04BEEF1E
04BEEF1E # this might also be wrong
00000009
80000000
0000000A

7
tests/wally-riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/WALLY-periph.S
View File

@ -271,7 +271,7 @@ main_code: #####
sw t1, 0x04(t0)
# raise all output_en
sw t1, 0x08(t0)
# raise all input_en
# raise all rise_en
sw t1, 0x18(t0)
# ========== Execute Test ==========
# set MEIE
@ -616,6 +616,9 @@ Intr02BEEF11:
sw t1, 0x08(t0)
# set initial output state
sw x0, 0x0C(t0)
# clear XOR
li t1, 0x00000000
sw t1, 0x40(t0)
# clear all pending interrupts
li t1, 0xFFFFFFFF
sw t1, 0x1C(t0)
@ -843,7 +846,7 @@ Intr03BEEF1A:
sw t1, 0x04(t0)
# raise all output_en
sw t1, 0x08(t0)
# raise all input_en
# raise all rise_en
sw t1, 0x18(t0)
# ========== Execute Test ==========
# set MEIE and SEIE