Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

comments in testbench fp

Browse Source
This commit is contained in:
Kevin Kim 2023-07-12 19:54:22 -07:00
parent e37e989ede
commit 93c94c89b1
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
testbench/testbench-fp.sv
View File

@ -687,56 +687,56 @@ module testbenchfp;
Unit = {Unit, `DIVUNIT};
Fmt = {Fmt, 2'b10};
end
if (TEST === "intrem" | TEST === "intdivrem" ) begin // if unified div sqrt is being tested
if (TEST === "intrem" | TEST === "intdivrem" ) begin // if integer remainder is being tested
Tests = {Tests, intrem};
OpCtrl = {OpCtrl, `INTREM_OPCTRL};
WriteInt = {WriteInt, 1'b0};
Unit = {Unit, `INTDIVUNIT};
Fmt = {Fmt, 2'b10};
end
if (TEST === "intdiv" | TEST ==="intdivrem") begin // if unified div sqrt is being tested
if (TEST === "intdiv" | TEST ==="intdivrem") begin // if integer division is being tested
Tests = {Tests, intdiv};
OpCtrl = {OpCtrl, `INTDIV_OPCTRL};
WriteInt = {WriteInt, 1'b0};
Unit = {Unit, `INTDIVUNIT};
Fmt = {Fmt, 2'b10};
end
if (TEST === "intremu"| TEST ==="intdivrem") begin // if unified div sqrt is being tested
if (TEST === "intremu"| TEST ==="intdivrem") begin // if unsigned integer remainder is being tested
Tests = {Tests, intremu};
OpCtrl = {OpCtrl, `INTREMU_OPCTRL};
WriteInt = {WriteInt, 1'b0};
Unit = {Unit, `INTDIVUNIT};
Fmt = {Fmt, 2'b10};
end
if (TEST === "intdivu"| TEST ==="intdivrem") begin // if unified div sqrt is being tested
if (TEST === "intdivu"| TEST ==="intdivrem") begin // if unsigned integer division is being tested
Tests = {Tests, intdivu};
OpCtrl = {OpCtrl, `INTDIVU_OPCTRL};
WriteInt = {WriteInt, 1'b0};
Unit = {Unit, `INTDIVUNIT};
Fmt = {Fmt, 2'b10};
end
if (TEST === "intremw"| TEST ==="intdivrem") begin // if unified div sqrt is being tested
if (TEST === "intremw"| TEST ==="intdivrem") begin // if w-type integer remainder is being tested
Tests = {Tests, intremw};
OpCtrl = {OpCtrl, `INTREMW_OPCTRL};
WriteInt = {WriteInt, 1'b0};
Unit = {Unit, `INTDIVUNIT};
Fmt = {Fmt, 2'b10};
end
if (TEST === "intremuw"| TEST ==="intdivrem") begin // if unified div sqrt is being tested
if (TEST === "intremuw"| TEST ==="intdivrem") begin // if unsigned w-type integer remainder is being tested
Tests = {Tests, intremuw};
OpCtrl = {OpCtrl, `INTREMUW_OPCTRL};
WriteInt = {WriteInt, 1'b0};
Unit = {Unit, `INTDIVUNIT};
Fmt = {Fmt, 2'b10};
end
if (TEST === "intdivw"| TEST ==="intdivrem") begin // if unified div sqrt is being tested
if (TEST === "intdivw"| TEST ==="intdivrem") begin // if w-type integer division is being tested
Tests = {Tests, intdivw};
OpCtrl = {OpCtrl, `INTDIVW_OPCTRL};
WriteInt = {WriteInt, 1'b0};
Unit = {Unit, `INTDIVUNIT};
Fmt = {Fmt, 2'b10};
end
if (TEST === "intdivuw"| TEST ==="intdivrem") begin // if unified div sqrt is being tested
if (TEST === "intdivuw"| TEST ==="intdivrem") begin // if unsigned w-type integer divison is being tested
Tests = {Tests, intdivuw};
OpCtrl = {OpCtrl, `INTDIVUW_OPCTRL};
WriteInt = {WriteInt, 1'b0};