mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
same as last breaking commit, testing if the bisect works to output a breaking commit.
This commit is contained in:
parent
36ea0f9126
commit
910475ea56
@ -88,7 +88,7 @@ module datapath (
|
|||||||
logic [`XLEN-1:0] IFResultW;
|
logic [`XLEN-1:0] IFResultW;
|
||||||
|
|
||||||
// Decode stage
|
// Decode stage
|
||||||
assign Rs1D = InstrD[19:15];
|
assign Rs1D = InstrD[19:15]
|
||||||
assign Rs2D = InstrD[24:20];
|
assign Rs2D = InstrD[24:20];
|
||||||
assign RdD = InstrD[11:7];
|
assign RdD = InstrD[11:7];
|
||||||
regfile regf(clk, reset, RegWriteW, Rs1D, Rs2D, RdW, ResultW, R1D, R2D);
|
regfile regf(clk, reset, RegWriteW, Rs1D, Rs2D, RdW, ResultW, R1D, R2D);
|
||||||
|
Loading…
Reference in New Issue
Block a user