Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-02 09:45:18 +00:00
Code Issues Packages Projects Releases Wiki Activity

Cleanup README

Browse Source
This commit is contained in:
David Harris 2024-12-09 08:39:00 -08:00
parent 798f026ae5
commit 8cbf73a8bc
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
README.md
View File

@ -60,7 +60,8 @@ Then fork and clone the repo, source setup, make the tests and run regression
``` ```
9. Try compiling the HelloWally program and simulating it on the SystemVerilog with Verilator and on the Spike simulator. 9. Try compiling the HelloWally program and simulating it on the SystemVerilog with Verilator and on the Spike simulator.
``` cd examples/C/hello ```
$ cd examples/C/hello
$ make $ make
$ wsim --sim verilator rv64gc --elf hello $ wsim --sim verilator rv64gc --elf hello
Hello Wally! Hello Wally!