Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-03 02:05:21 +00:00
Code Issues Packages Projects Releases Wiki Activity

Commented out rvvi debug probes in wally.tcl.

Browse Source
This commit is contained in:
Jacob Pease 2024-08-08 13:52:53 -05:00
parent ed0c826d74
commit 8c96c06022
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
fpga/generator/wally.tcl
View File

@ -89,8 +89,8 @@ report_clock_interaction -file re
write_verilog -force -mode funcsim sim/syn-funcsim.v write_verilog -force -mode funcsim sim/syn-funcsim.v
if {$board=="ArtyA7"} { if {$board=="ArtyA7"} {
#source ../constraints/small-debug.xdc source ../constraints/small-debug.xdc
source ../constraints/small-debug-rvvi.xdc #source ../constraints/small-debug-rvvi.xdc
} else { } else {
source ../constraints/vcu-small-debug.xdc source ../constraints/vcu-small-debug.xdc
} }