Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-02 17:55:19 +00:00
Code Issues Packages Projects Releases Wiki Activity

Remove unnecessary parentheses in wsim

Browse Source
This commit is contained in:
Jordan Carlin 2024-12-07 13:32:56 -08:00
parent 59bedb78c5
commit 8b2a053bd4
No known key found for this signature in database
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
bin/wsim
View File

@ -121,19 +121,19 @@ def createDirs(sim):
os.makedirs(os.path.join(WALLY, "sim", sim, d), exist_ok=True) os.makedirs(os.path.join(WALLY, "sim", sim, d), exist_ok=True)
def runSim(args, flags, prefix): def runSim(args, flags, prefix):
if (args.sim == "questa"): if args.sim == "questa":
runQuesta(args, flags, prefix) runQuesta(args, flags, prefix)
elif (args.sim == "verilator"): elif args.sim == "verilator":
runVerilator(args, flags, prefix) runVerilator(args, flags, prefix)
elif (args.sim == "vcs"): elif args.sim == "vcs":
runVCS(args, flags, prefix) runVCS(args, flags, prefix)
def runQuesta(args, flags, prefix): def runQuesta(args, flags, prefix):
# Force Questa to use 64-bit mode, sometimes it defaults to 32-bit even on 64-bit machines # Force Questa to use 64-bit mode, sometimes it defaults to 32-bit even on 64-bit machines
prefix = "MTI_VCO_MODE=64 " + prefix prefix = "MTI_VCO_MODE=64 " + prefix
if (args.args != ""): if args.args != "":
args.args = fr'--args \"{args.args}\"' args.args = fr'--args \"{args.args}\"'
if (args.params != ""): if args.params != "":
args.params = fr'--params \"{args.params}\"' args.params = fr'--params \"{args.params}\"'
# Questa cannot accept more than 9 arguments. fcov implies lockstep # Questa cannot accept more than 9 arguments. fcov implies lockstep
cmd = f"do wally.do {args.config} {args.testsuite} {args.tb} {args.args} {args.params} {flags}" cmd = f"do wally.do {args.config} {args.testsuite} {args.tb} {args.args} {args.params} {flags}"