More Icache clean up.

This commit is contained in:
Ross Thompson 2022-01-03 21:22:34 -06:00
parent 2f7cb82c72
commit 89f4b920ff
3 changed files with 1 additions and 11 deletions

View File

@ -48,7 +48,6 @@ module icache
// High if the icache is requesting a stall // High if the icache is requesting a stall
output logic ICacheStallF, output logic ICacheStallF,
input logic CacheableF, input logic CacheableF,
input logic ITLBMissF,
input logic InvalidateICacheM, input logic InvalidateICacheM,
// The raw (not decompressed) instruction that was requested // The raw (not decompressed) instruction that was requested
@ -159,7 +158,6 @@ module icache
.CPUBusy, .CPUBusy,
.ICacheMemWriteEnable, .ICacheMemWriteEnable,
.ICacheStallF, .ICacheStallF,
.ITLBMissF,
.IgnoreRequest, .IgnoreRequest,
.ICacheBusAck, .ICacheBusAck,
.ICacheFetchLine, .ICacheFetchLine,

View File

@ -31,9 +31,6 @@ module icachefsm
input logic CPUBusy, input logic CPUBusy,
// inputs from mmu
input logic ITLBMissF,
input logic IgnoreRequest, input logic IgnoreRequest,
input logic CacheableF, input logic CacheableF,
@ -89,11 +86,6 @@ module icachefsm
if(IgnoreRequest) begin if(IgnoreRequest) begin
SelAdr = 1'b1; SelAdr = 1'b1;
NextState = STATE_READY; NextState = STATE_READY;
end else
if(ITLBMissF) begin
NextState = STATE_READY;
SelAdr = 1'b1;
ICacheStallF = 1'b0;
end end
else if (CacheableF & hit) begin else if (CacheableF & hit) begin
ICacheStallF = 1'b0; ICacheStallF = 1'b0;

View File

@ -247,7 +247,7 @@ module ifu (
generate generate
if(`MEM_ICACHE) begin : icache if(`MEM_ICACHE) begin : icache
icache icache(.clk, .reset, .CPUBusy, .IgnoreRequest, .ICacheMemWriteData , .ICacheBusAck, icache icache(.clk, .reset, .CPUBusy, .IgnoreRequest, .ICacheMemWriteData , .ICacheBusAck,
.ICacheBusAdr, .ICacheStallF, .ITLBMissF, .FinalInstrRawF, .ICacheBusAdr, .ICacheStallF, .FinalInstrRawF,
.ICacheFetchLine, .ICacheFetchLine,
.CacheableF, .CacheableF,
.PCNextF(PCNextFMux), .PCNextF(PCNextFMux),