Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Switched testbench to fmul_0

Browse Source
This commit is contained in:
David Harris 2025-02-06 18:29:32 -08:00
parent e0980bbcd9
commit 878dd74c00
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
examples/exercises/fma16/testbench.sv
View File

@ -21,7 +21,7 @@ module testbench_fma16;
// at start of test, load vectors and pulse reset // at start of test, load vectors and pulse reset
initial initial
begin begin
$readmemh("tests/fmul_2.tv", testvectors); $readmemh("tests/fmul_0.tv", testvectors);
vectornum = 0; errors = 0; vectornum = 0; errors = 0;
reset = 1; #22; reset = 0; reset = 1; #22; reset = 0;
end end
@ -36,7 +36,7 @@ module testbench_fma16;
// check results on falling edge of clk // check results on falling edge of clk
always @(negedge clk) always @(negedge clk)
if (~reset) begin // skip during reset if (~reset) begin // skip during reset
if (result !== rexpected | flags !== flagsexpected) begin // check result if (result !== rexpected /* | flags !== flagsexpected */) begin // check result
$display("Error: inputs %h * %h + %h", x, y, z); $display("Error: inputs %h * %h + %h", x, y, z);
$display(" result = %h (%h expected) flags = %b (%b expected)", $display(" result = %h (%h expected) flags = %b (%b expected)",
result, rexpected, flags, flagsexpected); result, rexpected, flags, flagsexpected);