mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
revA signals to cnt, zbb
This commit is contained in:
parent
0e6ea0ee60
commit
869e812aa8
@ -31,7 +31,8 @@
|
||||
`include "wally-config.vh"
|
||||
|
||||
module cnt #(parameter WIDTH = 32) (
|
||||
input logic [WIDTH-1:0] A, B, // Operands
|
||||
input logic [WIDTH-1:0] A, RevA, // Operands
|
||||
input logic [4:0] B, // Last 5 bits of immediate
|
||||
input logic W64, // Indicates word operation
|
||||
output logic [WIDTH-1:0] CntResult // count result
|
||||
);
|
||||
|
@ -31,14 +31,13 @@
|
||||
`include "wally-config.vh"
|
||||
|
||||
module zbb #(parameter WIDTH=32) (
|
||||
input logic [WIDTH-1:0] A, B, // Operands
|
||||
input logic [WIDTH-1:0] A, RevA, B, // Operands
|
||||
input logic [WIDTH-1:0] ALUResult, // ALU Result
|
||||
input logic W64, // Indicates word operation
|
||||
input logic lt, // lt flag
|
||||
input logic [2:0] ZBBSelect, // Indicates word operation
|
||||
output logic [WIDTH-1:0] ZBBResult); // ZBB result
|
||||
|
||||
|
||||
|
||||
// count result
|
||||
logic [WIDTH-1:0] CntResult;
|
||||
@ -53,7 +52,8 @@ module zbb #(parameter WIDTH=32) (
|
||||
// sign/zero extend results
|
||||
logic [WIDTH-1:0] ExtResult; // sign/zero extend result
|
||||
|
||||
cnt #(WIDTH) cnt(.A(A), .B(B), .W64(W64), .CntResult(CntResult));
|
||||
|
||||
cnt #(WIDTH) cnt(.A(A), .RevA(RevA), .B(B[4:0]), .W64(W64), .CntResult(CntResult));
|
||||
byteUnit #(WIDTH) bu(.A(A), .ByteSelect(B[0]), .ByteResult(ByteResult));
|
||||
ext #(WIDTH) ext(.A(A), .B(B), .ExtResult(ExtResult));
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user