Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

100% IEU coverage

Browse Source
This commit is contained in:
David Harris 2023-03-23 17:25:27 -07:00
parent b0620db374
commit 83e13cef46
2 changed files with 17 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
sim/coverage-exclusions-rv64gc.do
View File

@ -24,11 +24,22 @@
#// and limitations under the License. #// and limitations under the License.
#//////////////////////////////////////////////////////////////////////////////////////////////// #////////////////////////////////////////////////////////////////////////////////////////////////
# LZA (i<64) statement confuses coverage tool
# This is ugly to exlcude the whole file - is there a better option
coverage exclude -srcfile lzc.sv
######################
# Toggle exclusions
# Not used because toggle coverage isn't measured
######################
# Exclude DivBusyE from all design units because rv64gc uses the fdivsqrt unit for integer division # Exclude DivBusyE from all design units because rv64gc uses the fdivsqrt unit for integer division
coverage exclude -togglenode DivBusyE -du * #coverage exclude -togglenode DivBusyE -du *
# Exclude QuotM and RemM from MDU because rv64gc uses the fdivsqrt rather tha div unit for integer division # Exclude QuotM and RemM from MDU because rv64gc uses the fdivsqrt rather tha div unit for integer division
coverage exclude -togglenode /dut/core/mdu/mdu/QuotM #coverage exclude -togglenode /dut/core/mdu/mdu/QuotM
coverage exclude -togglenode /dut/core/mdu/mdu/RemM #coverage exclude -togglenode /dut/core/mdu/mdu/RemM
# StallFCause is hardwired to 0 # StallFCause is hardwired to 0
coverage exclude -togglenode /dut/core/hzu/StallFCause #coverage exclude -togglenode /dut/core/hzu/StallFCause

2
tests/coverage/ieu.S
View File

@ -33,6 +33,8 @@ main:
clz t1, t0 clz t1, t0
li t0, -1 li t0, -1
clz t1, t0 clz t1, t0
li t0, 1
clz t1, t0
# Test forwarding from store conditional # Test forwarding from store conditional
lr.w t0, 0(a0) lr.w t0, 0(a0)